JP2010124449A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2010124449A5 JP2010124449A5 JP2009122421A JP2009122421A JP2010124449A5 JP 2010124449 A5 JP2010124449 A5 JP 2010124449A5 JP 2009122421 A JP2009122421 A JP 2009122421A JP 2009122421 A JP2009122421 A JP 2009122421A JP 2010124449 A5 JP2010124449 A5 JP 2010124449A5
- Authority
- JP
- Japan
- Prior art keywords
- preamplifier
- signal
- input
- output
- interpolation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009122421A JP2010124449A (ja) | 2008-10-21 | 2009-05-20 | アナログデジタル変換回路 |
| US12/582,431 US7928872B2 (en) | 2008-10-21 | 2009-10-20 | Analog-to-digital converter |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008270804 | 2008-10-21 | ||
| JP2009122421A JP2010124449A (ja) | 2008-10-21 | 2009-05-20 | アナログデジタル変換回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2010124449A JP2010124449A (ja) | 2010-06-03 |
| JP2010124449A5 true JP2010124449A5 (enExample) | 2012-05-17 |
Family
ID=42108240
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009122421A Pending JP2010124449A (ja) | 2008-10-21 | 2009-05-20 | アナログデジタル変換回路 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US7928872B2 (enExample) |
| JP (1) | JP2010124449A (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5494273B2 (ja) * | 2010-06-18 | 2014-05-14 | 富士通株式会社 | Ad変換回路およびad変換方法 |
| JP2012165125A (ja) * | 2011-02-04 | 2012-08-30 | Hitachi Ltd | キャリブレーション回路およびアナログ−デジタル変換器 |
| US8901937B2 (en) * | 2011-10-18 | 2014-12-02 | Analog Devices, Inc. | Foreground techniques for comparator calibration |
| KR20230105227A (ko) | 2022-01-03 | 2023-07-11 | 삼성전자주식회사 | 고속 아날로그-디지털 변환을 위한 장치 및 방법 |
| US12191877B2 (en) * | 2022-08-30 | 2025-01-07 | Texas Instruments Incorporated | Multi-bit voltage-to-delay conversion in data converter circuitry |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5990707A (en) * | 1997-09-05 | 1999-11-23 | Cirrus Logic, Inc. | Method and system for sliced integration of flash analog to digital converters in read channel circuits |
| US5990814A (en) * | 1997-09-05 | 1999-11-23 | Cirrus Logic, Inc. | Method and circuit for calibration of flash analog to digital converters |
| JP2000165241A (ja) * | 1998-11-24 | 2000-06-16 | Hitachi Ltd | A/d変換器及び半導体集積回路 |
| FR2791490A1 (fr) * | 1999-03-23 | 2000-09-29 | Koninkl Philips Electronics Nv | Dispositif de conversion analogique/numerique a non-linearite differentielle constante |
| DE10004996C2 (de) * | 2000-02-04 | 2002-09-26 | Infineon Technologies Ag | Vorrichtung und Verfahren zur Selbstkalibrierung von Faltungs-Analog/Digitalwandlern |
| JP3904495B2 (ja) * | 2001-09-04 | 2007-04-11 | 松下電器産業株式会社 | A/d変換器 |
| US6847320B1 (en) * | 2004-02-13 | 2005-01-25 | National Semiconductor Corporation | ADC linearity improvement |
| JP3958318B2 (ja) * | 2004-08-18 | 2007-08-15 | 松下電器産業株式会社 | A/d変換器及びa/d変換システム |
| JP4702066B2 (ja) * | 2006-01-13 | 2011-06-15 | ソニー株式会社 | アナログ/デジタル変換回路 |
| US7212144B1 (en) * | 2006-01-18 | 2007-05-01 | Marvell World Trade Ltd. | Flash ADC |
| TW200733570A (en) * | 2006-02-23 | 2007-09-01 | Univ Nat Chiao Tung | Analog-to-digital converter with alternated correction time |
-
2009
- 2009-05-20 JP JP2009122421A patent/JP2010124449A/ja active Pending
- 2009-10-20 US US12/582,431 patent/US7928872B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3001568A3 (en) | Calibration of a time-interleaved analog-to-digital converter (adc) circuit | |
| ATE506753T1 (de) | Zeitdomäneninterpolationsschema für flash-a/d- wandler | |
| JP2010263531A5 (ja) | A/d変換回路 | |
| JP2013065970A5 (enExample) | ||
| EP2587674A3 (en) | Multi-bit successive approximation ADC | |
| JP2010124449A5 (enExample) | ||
| US9331708B2 (en) | Estimation of imperfections of a time-interleaved analog-to-digital converter | |
| EP2779466A3 (en) | System, method and recording medium for analog to digital converter calibration | |
| JP2008131659A5 (enExample) | ||
| WO2012116006A3 (en) | Pipelined adc inter-stage error calibration | |
| JP2016005171A5 (enExample) | ||
| JP2013146045A5 (enExample) | ||
| JP2014220663A5 (enExample) | ||
| WO2013150361A3 (en) | Parallel digital to analog conversion with image suppression | |
| WO2012078922A3 (en) | A digital-to-analog converter with non-uniform resolution | |
| EP3703260A3 (en) | Digital calibration systems and methods for multi-stage analog-to-digital converters | |
| JP2010258577A5 (enExample) | ||
| WO2009115990A3 (en) | Flash analog-to-digital converter | |
| US9112465B2 (en) | Digital calibration of programmable gain amplifiers | |
| JP2011027877A5 (ja) | 信号線駆動回路 | |
| KR20110083482A (ko) | Ad 변환 장치 및 제어 방법 | |
| JP2011041231A5 (ja) | 逐次比較型AD(Analog Digital)コンバータ | |
| ATE547843T1 (de) | Quantisierer, analog-digital-umsetzer mit einem solchen quantisierer und einen solchen umsetzer integrierender ultrabreitbandempfänger | |
| WO2011051763A8 (en) | Calibration scheme for analog-to-digital converter | |
| EP2592755A3 (en) | Resistive digital-to-analog conversion |