JP2010056311A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2010056311A5 JP2010056311A5 JP2008219981A JP2008219981A JP2010056311A5 JP 2010056311 A5 JP2010056311 A5 JP 2010056311A5 JP 2008219981 A JP2008219981 A JP 2008219981A JP 2008219981 A JP2008219981 A JP 2008219981A JP 2010056311 A5 JP2010056311 A5 JP 2010056311A5
- Authority
- JP
- Japan
- Prior art keywords
- layer
- wafer
- soi
- grown
- soi wafer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (7)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008219981A JP4666189B2 (ja) | 2008-08-28 | 2008-08-28 | Soiウェーハの製造方法 |
| KR1020117004285A KR101573812B1 (ko) | 2008-08-28 | 2009-07-29 | Soi 웨이퍼의 제조방법 및 soi 웨이퍼 |
| US13/055,829 US8497187B2 (en) | 2008-08-28 | 2009-07-29 | Method for manufacturing SOI wafer and SOI wafer |
| PCT/JP2009/003573 WO2010023816A1 (ja) | 2008-08-28 | 2009-07-29 | Soiウェーハの製造方法およびsoiウェーハ |
| EP09809473.3A EP2320450B1 (en) | 2008-08-28 | 2009-07-29 | Method for manufacturing soi wafer |
| CN200980131333.5A CN102119435B (zh) | 2008-08-28 | 2009-07-29 | Soi芯片的制造方法 |
| TW098126227A TWI453819B (zh) | 2008-08-28 | 2009-08-04 | SOI wafer manufacturing method and SOI wafer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008219981A JP4666189B2 (ja) | 2008-08-28 | 2008-08-28 | Soiウェーハの製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2010056311A JP2010056311A (ja) | 2010-03-11 |
| JP2010056311A5 true JP2010056311A5 (enExample) | 2010-10-14 |
| JP4666189B2 JP4666189B2 (ja) | 2011-04-06 |
Family
ID=41721000
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008219981A Active JP4666189B2 (ja) | 2008-08-28 | 2008-08-28 | Soiウェーハの製造方法 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US8497187B2 (enExample) |
| EP (1) | EP2320450B1 (enExample) |
| JP (1) | JP4666189B2 (enExample) |
| KR (1) | KR101573812B1 (enExample) |
| CN (1) | CN102119435B (enExample) |
| TW (1) | TWI453819B (enExample) |
| WO (1) | WO2010023816A1 (enExample) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5447111B2 (ja) * | 2010-04-07 | 2014-03-19 | 信越半導体株式会社 | Soiウェーハの熱処理温度を求める方法及びランプ加熱型の気相成長装置における反応炉の温度管理方法 |
| WO2011125305A1 (ja) * | 2010-04-08 | 2011-10-13 | 信越半導体株式会社 | シリコンエピタキシャルウエーハ、シリコンエピタキシャルウエーハの製造方法、及び半導体素子又は集積回路の製造方法 |
| JP6086031B2 (ja) * | 2013-05-29 | 2017-03-01 | 信越半導体株式会社 | 貼り合わせウェーハの製造方法 |
| KR102361057B1 (ko) * | 2016-06-14 | 2022-02-08 | 큐로미스, 인크 | 전력 및 rf 애플리케이션을 위한 가공된 기판 구조체 |
| JP6824115B2 (ja) * | 2017-06-19 | 2021-02-03 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
| CN107265399A (zh) * | 2017-07-03 | 2017-10-20 | 上海先进半导体制造股份有限公司 | 硅片密封腔体的制作方法 |
| TWI751570B (zh) * | 2020-06-02 | 2022-01-01 | 合晶科技股份有限公司 | 半導體基板及其形成方法 |
| CN113764433B (zh) * | 2020-06-02 | 2025-02-07 | 合晶科技股份有限公司 | 半导体基板及其形成方法 |
| FR3119849B1 (fr) * | 2021-02-12 | 2024-01-12 | Soitec Silicon On Insulator | Méthode de configuration pour ajuster les conditions de température d’un procédé d’épitaxie |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2681472B1 (fr) | 1991-09-18 | 1993-10-29 | Commissariat Energie Atomique | Procede de fabrication de films minces de materiau semiconducteur. |
| EP1039513A3 (en) * | 1999-03-26 | 2008-11-26 | Canon Kabushiki Kaisha | Method of producing a SOI wafer |
| JP2004247610A (ja) | 2003-02-14 | 2004-09-02 | Canon Inc | 基板の製造方法 |
| JP4251054B2 (ja) * | 2003-10-01 | 2009-04-08 | 株式会社デンソー | 半導体装置の製造方法 |
| EP1806769B1 (en) * | 2004-09-13 | 2013-11-06 | Shin-Etsu Handotai Co., Ltd. | Soi wafer manufacturing method |
| JP4587034B2 (ja) * | 2005-03-16 | 2010-11-24 | 信越半導体株式会社 | Soiウェーハの設計方法 |
| JP5168788B2 (ja) | 2006-01-23 | 2013-03-27 | 信越半導体株式会社 | Soiウエーハの製造方法 |
| JP5082299B2 (ja) * | 2006-05-25 | 2012-11-28 | 株式会社Sumco | 半導体基板の製造方法 |
-
2008
- 2008-08-28 JP JP2008219981A patent/JP4666189B2/ja active Active
-
2009
- 2009-07-29 EP EP09809473.3A patent/EP2320450B1/en active Active
- 2009-07-29 WO PCT/JP2009/003573 patent/WO2010023816A1/ja not_active Ceased
- 2009-07-29 KR KR1020117004285A patent/KR101573812B1/ko active Active
- 2009-07-29 US US13/055,829 patent/US8497187B2/en active Active
- 2009-07-29 CN CN200980131333.5A patent/CN102119435B/zh active Active
- 2009-08-04 TW TW098126227A patent/TWI453819B/zh active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2010056311A5 (enExample) | ||
| CN102347219A (zh) | 形成复合功能材料结构的方法 | |
| JP2009177145A5 (enExample) | ||
| EP1998368A3 (en) | Method for manufacturing soi wafer | |
| JP2013538009A5 (ja) | 太陽電池のエミッタ領域を製造する方法及び太陽電池基板 | |
| EP1993127A3 (en) | Manufacturing method of soi substrate and manufacturing method of semiconductor device | |
| WO2002047156A1 (fr) | Procede de realisation d'une couche mince impliquant l'introduction d'especes gazeuses | |
| CN101861661B (zh) | Soi上的氮化镓半导体器件及其制造工艺 | |
| JP2009158937A5 (enExample) | ||
| EP1978554A3 (en) | Method for manufacturing semiconductor substrate comprising implantation and separation steps | |
| WO2007136064A1 (ja) | 半導体発光素子及びその製造方法 | |
| US8691665B2 (en) | Method for producing bonded wafer | |
| TW201230181A (en) | Process for cleaving a substrate | |
| CN103730545A (zh) | 一种AlGaN基垂直结构深紫外LED的制造方法 | |
| TW200952050A (en) | Method for manufacturing bonded substrate | |
| WO2014114029A1 (zh) | 基于增强吸附来制备绝缘体上材料的方法 | |
| JP2009260312A5 (enExample) | ||
| CN101373710B (zh) | Ssoi基板的制造方法 | |
| TW200814341A (en) | Thin film photovoltaic structure and fabrication | |
| EP1710328A3 (en) | Process for producing SOI substrate and process for regeneration of layer transferred wafer in the production | |
| WO2010023816A1 (ja) | Soiウェーハの製造方法およびsoiウェーハ | |
| JP2014103329A5 (enExample) | ||
| CN103050432B (zh) | 一种GaAsOI结构及Ⅲ-ⅤOI结构的制备方法 | |
| JP5518205B2 (ja) | 結晶シリコンの少なくとも一つの極薄層を含む多層膜を製造する方法 | |
| JP2008244019A5 (enExample) |