JP2010003377A5 - - Google Patents

Download PDF

Info

Publication number
JP2010003377A5
JP2010003377A5 JP2008162799A JP2008162799A JP2010003377A5 JP 2010003377 A5 JP2010003377 A5 JP 2010003377A5 JP 2008162799 A JP2008162799 A JP 2008162799A JP 2008162799 A JP2008162799 A JP 2008162799A JP 2010003377 A5 JP2010003377 A5 JP 2010003377A5
Authority
JP
Japan
Prior art keywords
information
operation mode
semiconductor device
control information
ports
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2008162799A
Other languages
English (en)
Japanese (ja)
Other versions
JP5588100B2 (ja
JP2010003377A (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from JP2008162799A external-priority patent/JP5588100B2/ja
Priority to JP2008162799A priority Critical patent/JP5588100B2/ja
Priority to US12/488,086 priority patent/US7944767B2/en
Priority to KR1020090054839A priority patent/KR101089530B1/ko
Publication of JP2010003377A publication Critical patent/JP2010003377A/ja
Priority to KR1020110020558A priority patent/KR20110031445A/ko
Priority to KR1020110020556A priority patent/KR20110033988A/ko
Publication of JP2010003377A5 publication Critical patent/JP2010003377A5/ja
Publication of JP5588100B2 publication Critical patent/JP5588100B2/ja
Application granted granted Critical
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2008162799A 2008-06-23 2008-06-23 半導体装置およびデータ処理システム Expired - Fee Related JP5588100B2 (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2008162799A JP5588100B2 (ja) 2008-06-23 2008-06-23 半導体装置およびデータ処理システム
US12/488,086 US7944767B2 (en) 2008-06-23 2009-06-19 Semiconductor device and data processing system
KR1020090054839A KR101089530B1 (ko) 2008-06-23 2009-06-19 반도체 장치 및 데이터 처리 시스템
KR1020110020556A KR20110033988A (ko) 2008-06-23 2011-03-08 반도체 장치 및 데이터 처리 시스템
KR1020110020558A KR20110031445A (ko) 2008-06-23 2011-03-08 반도체 장치 및 데이터 처리 시스템

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008162799A JP5588100B2 (ja) 2008-06-23 2008-06-23 半導体装置およびデータ処理システム

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2014151615A Division JP2014220032A (ja) 2014-07-25 2014-07-25 半導体装置およびデータ処理システム

Publications (3)

Publication Number Publication Date
JP2010003377A JP2010003377A (ja) 2010-01-07
JP2010003377A5 true JP2010003377A5 (enExample) 2011-05-19
JP5588100B2 JP5588100B2 (ja) 2014-09-10

Family

ID=41431150

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008162799A Expired - Fee Related JP5588100B2 (ja) 2008-06-23 2008-06-23 半導体装置およびデータ処理システム

Country Status (3)

Country Link
US (1) US7944767B2 (enExample)
JP (1) JP5588100B2 (enExample)
KR (3) KR101089530B1 (enExample)

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6298437A (ja) * 1985-10-24 1987-05-07 Oki Electric Ind Co Ltd マイクロコンピユ−タ
JPH08278916A (ja) * 1994-11-30 1996-10-22 Hitachi Ltd マルチチャネルメモリシステム、転送情報同期化方法及び信号転送回路
US5799209A (en) * 1995-12-29 1998-08-25 Chatter; Mukesh Multi-port internally cached DRAM system utilizing independent serial interfaces and buffers arbitratively connected under a dynamic configuration
JP2001195899A (ja) * 2000-01-06 2001-07-19 Mitsubishi Electric Corp 半導体記憶装置
KR100609038B1 (ko) * 2004-05-06 2006-08-09 주식회사 하이닉스반도체 직렬 입/출력 인터페이스를 가진 멀티-포트 메모리 소자
US7395476B2 (en) * 2004-10-29 2008-07-01 International Business Machines Corporation System, method and storage medium for providing a high speed test interface to a memory subsystem
JP2006277872A (ja) 2005-03-30 2006-10-12 Elpida Memory Inc 半導体記憶装置及びそのテスト方法
KR100695432B1 (ko) 2005-09-28 2007-03-16 주식회사 하이닉스반도체 직렬 입/출력 인터페이스를 가진 멀티 포트 메모리 소자
KR100721581B1 (ko) * 2005-09-29 2007-05-23 주식회사 하이닉스반도체 직렬 입/출력 인터페이스를 가진 멀티 포트 메모리 소자
KR100697832B1 (ko) 2006-03-06 2007-03-20 엠텍비젼 주식회사 복수개의 포트를 가진 메모리 장치와 그 테스트 방법
KR100695435B1 (ko) * 2006-04-13 2007-03-16 주식회사 하이닉스반도체 반도체 메모리 소자
KR100695436B1 (ko) * 2006-04-13 2007-03-16 주식회사 하이닉스반도체 직렬 입/출력 인터페이스를 가진 멀티 포트 메모리 소자 및그의 동작 모드 제어방법
KR100695437B1 (ko) * 2006-04-13 2007-03-16 주식회사 하이닉스반도체 멀티 포트 메모리 소자
KR100723889B1 (ko) * 2006-06-30 2007-05-31 주식회사 하이닉스반도체 직렬 입/출력 인터페이스를 가진 멀티 포트 메모리 소자
JP5579372B2 (ja) * 2008-04-25 2014-08-27 ピーエスフォー ルクスコ エスエイアールエル 半導体集積回路
US8407427B2 (en) * 2008-10-29 2013-03-26 Silicon Image, Inc. Method and system for improving serial port memory communication latency and reliability

Similar Documents

Publication Publication Date Title
JP5578450B2 (ja) マルチシリアルインターフェース積層ダイメモリアーキテクチャ
KR101556816B1 (ko) 적층-다이 메모리 시스템을 훈련하기 위한 적층-다이 메모리 시스템 및 방법
JP2009510657A5 (enExample)
JP2015505080A (ja) 直列接続されたデバイスにおける独立書込み読出し制御
JP2009510656A5 (enExample)
JP2004523056A5 (enExample)
US10452594B2 (en) Nonvolatile logic memory for computing module reconfiguration
JP2006127653A (ja) メモリ素子
KR102170879B1 (ko) 이미지 센서와 이를 포함하는 이미지 처리 시스템
JP2000260181A5 (enExample)
JP5643896B2 (ja) デイジーチェーン接続されたデバイスのための高速インターフェイス
US12135987B2 (en) Thread scheduling control and memory splitting in a barrel processor
CN101004674B (zh) 数据处理系统和包括数据处理系统的高清晰度电视机
US8432763B2 (en) Integrated circuit
CN102521180B (zh) 一种多通道实时直读存储器结构
JP2010003377A5 (enExample)
CN202332303U (zh) 一种多通道实时直读存储器结构
JP3837135B2 (ja) プログラマブル論理回路
JP2005057452A (ja) プログラマブル論理回路
JP3837136B2 (ja) プログラマブル論理回路
JP6493044B2 (ja) マルチプロセッサシステム
US8139615B2 (en) Data processing apparatus
JP5588100B2 (ja) 半導体装置およびデータ処理システム
TWI852172B (zh) 記憶體系統
KR20140097268A (ko) 룩-어헤드를 구비한 고속 판독 직렬 메모리