JP2008547228A - 4.5f2dramセルのための接地されたゲートを備えたトレンチ分離トランジスタおよびそれの製造方法 - Google Patents
4.5f2dramセルのための接地されたゲートを備えたトレンチ分離トランジスタおよびそれの製造方法 Download PDFInfo
- Publication number
- JP2008547228A JP2008547228A JP2008518327A JP2008518327A JP2008547228A JP 2008547228 A JP2008547228 A JP 2008547228A JP 2008518327 A JP2008518327 A JP 2008518327A JP 2008518327 A JP2008518327 A JP 2008518327A JP 2008547228 A JP2008547228 A JP 2008547228A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- concave
- memory device
- memory
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/34—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the transistor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/765—Making of isolation regions between components by field effect
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
- H10B12/053—Making the transistor the transistor being at least partially in a trench in the substrate
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Semiconductor Memories (AREA)
- Element Separation (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/166,721 US7902598B2 (en) | 2005-06-24 | 2005-06-24 | Two-sided surround access transistor for a 4.5F2 DRAM cell |
PCT/US2006/024025 WO2007002117A2 (en) | 2005-06-24 | 2006-06-21 | Trench isolation transistor with grounded gate for a 4.5f2 dram cell and manufacturing method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2008547228A true JP2008547228A (ja) | 2008-12-25 |
Family
ID=37067461
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008518327A Pending JP2008547228A (ja) | 2005-06-24 | 2006-06-21 | 4.5f2dramセルのための接地されたゲートを備えたトレンチ分離トランジスタおよびそれの製造方法 |
Country Status (7)
Country | Link |
---|---|
US (3) | US7902598B2 (ko) |
EP (1) | EP1897134B1 (ko) |
JP (1) | JP2008547228A (ko) |
KR (1) | KR101331748B1 (ko) |
CN (1) | CN101208795B (ko) |
TW (1) | TWI360202B (ko) |
WO (1) | WO2007002117A2 (ko) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012084619A (ja) * | 2010-10-07 | 2012-04-26 | Elpida Memory Inc | 半導体装置および半導体装置の製造方法 |
JP2012134395A (ja) * | 2010-12-22 | 2012-07-12 | Elpida Memory Inc | 半導体装置および半導体装置の製造方法 |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7888721B2 (en) | 2005-07-06 | 2011-02-15 | Micron Technology, Inc. | Surround gate access transistors with grown ultra-thin bodies |
US7768051B2 (en) | 2005-07-25 | 2010-08-03 | Micron Technology, Inc. | DRAM including a vertical surround gate transistor |
US7867845B2 (en) * | 2005-09-01 | 2011-01-11 | Micron Technology, Inc. | Transistor gate forming methods and transistor structures |
KR100919576B1 (ko) | 2007-10-17 | 2009-10-01 | 주식회사 하이닉스반도체 | 반도체 소자 및 그 제조 방법 |
KR101159900B1 (ko) * | 2009-04-22 | 2012-06-25 | 에스케이하이닉스 주식회사 | 반도체 소자 및 그 제조방법 |
US8293602B2 (en) | 2010-11-19 | 2012-10-23 | Micron Technology, Inc. | Method of fabricating a finFET having cross-hair cells |
KR20130017647A (ko) * | 2011-08-11 | 2013-02-20 | 삼성전자주식회사 | 가변 저항 메모리 장치의 제조 방법 |
KR101920626B1 (ko) | 2011-08-16 | 2018-11-22 | 삼성전자주식회사 | 정보 저장 장치 및 그 제조 방법 |
US9230814B2 (en) * | 2011-10-28 | 2016-01-05 | Invensas Corporation | Non-volatile memory devices having vertical drain to gate capacitive coupling |
KR101906946B1 (ko) | 2011-12-02 | 2018-10-12 | 삼성전자주식회사 | 고밀도 반도체 메모리 장치 |
KR101952272B1 (ko) * | 2012-11-06 | 2019-02-26 | 삼성전자주식회사 | 반도체 기억 소자 |
US9252148B2 (en) | 2014-01-22 | 2016-02-02 | Micron Technology, Inc. | Methods and apparatuses with vertical strings of memory cells and support circuitry |
KR102098244B1 (ko) * | 2014-02-04 | 2020-04-07 | 삼성전자 주식회사 | 자기 메모리 소자 |
US20160104782A1 (en) * | 2014-10-08 | 2016-04-14 | Inotera Memories, Inc. | Transistor structure and method of manufacturing the same |
US10312321B2 (en) | 2015-08-28 | 2019-06-04 | International Business Machines Corporation | Trigate device with full silicided epi-less source/drain for high density access transistor applications |
JP6583151B2 (ja) * | 2016-06-09 | 2019-10-02 | 株式会社デンソー | 半導体装置の製造方法 |
WO2018182726A1 (en) * | 2017-03-31 | 2018-10-04 | Intel Corporation | Transistors with oxygen exchange layers in the source and drain |
CN107425072A (zh) * | 2017-09-06 | 2017-12-01 | 睿力集成电路有限公司 | 一种半导体存储器的器件结构 |
CN110875254B (zh) * | 2018-09-04 | 2022-04-19 | 长鑫存储技术有限公司 | 半导体器件的形成方法 |
US11189623B2 (en) * | 2018-12-18 | 2021-11-30 | Micron Technology, Inc. | Apparatuses, memory devices, and electronic systems |
US20210167068A1 (en) * | 2019-12-03 | 2021-06-03 | Nanya Technology Corporation | Memory device |
KR20220033850A (ko) | 2020-09-10 | 2022-03-17 | 삼성전자주식회사 | 집적회로 장치 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05198773A (ja) * | 1991-08-16 | 1993-08-06 | Gold Star Electron Co Ltd | 半導体メモリセル及びその製造方法 |
JPH06326273A (ja) * | 1993-05-16 | 1994-11-25 | Nec Corp | 半導体記憶装置 |
JPH07297297A (ja) * | 1994-04-22 | 1995-11-10 | Nec Corp | 半導体記憶装置およびその製造方法 |
JP2001148418A (ja) * | 1999-11-19 | 2001-05-29 | Mitsubishi Electric Corp | 半導体装置 |
US20040094786A1 (en) * | 2002-11-15 | 2004-05-20 | Tran Luan C. | Trench buried bit line memory devices and methods thereof |
Family Cites Families (74)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4234362A (en) | 1978-11-03 | 1980-11-18 | International Business Machines Corporation | Method for forming an insulator between layers of conductive material |
US4470062A (en) | 1979-08-31 | 1984-09-04 | Hitachi, Ltd. | Semiconductor device having isolation regions |
US4432132A (en) | 1981-12-07 | 1984-02-21 | Bell Telephone Laboratories, Incorporated | Formation of sidewall oxide layers by reactive oxygen ion etching to define submicron features |
US4419809A (en) | 1981-12-30 | 1983-12-13 | International Business Machines Corporation | Fabrication process of sub-micrometer channel length MOSFETs |
DE3242113A1 (de) | 1982-11-13 | 1984-05-24 | Ibm Deutschland Gmbh, 7000 Stuttgart | Verfahren zur herstellung einer duennen dielektrischen isolation in einem siliciumhalbleiterkoerper |
US4648937A (en) | 1985-10-30 | 1987-03-10 | International Business Machines Corporation | Method of preventing asymmetric etching of lines in sub-micrometer range sidewall images transfer |
US5514885A (en) | 1986-10-09 | 1996-05-07 | Myrick; James J. | SOI methods and apparatus |
US4838991A (en) | 1987-10-30 | 1989-06-13 | International Business Machines Corporation | Process for defining organic sidewall structures |
US4776922A (en) | 1987-10-30 | 1988-10-11 | International Business Machines Corporation | Formation of variable-width sidewall structures |
US5328810A (en) | 1990-05-07 | 1994-07-12 | Micron Technology, Inc. | Method for reducing, by a factor or 2-N, the minimum masking pitch of a photolithographic process |
US5139753A (en) * | 1991-04-08 | 1992-08-18 | Ari Technologies, Inc. | Continuous process for mass transfer of a liquid reagent with two different gases |
US5319753A (en) | 1992-09-29 | 1994-06-07 | Zilog, Inc. | Queued interrupt mechanism with supplementary command/status/message information |
JP3311070B2 (ja) | 1993-03-15 | 2002-08-05 | 株式会社東芝 | 半導体装置 |
US5705321A (en) | 1993-09-30 | 1998-01-06 | The University Of New Mexico | Method for manufacture of quantum sized periodic structures in Si materials |
EP0718881B1 (en) | 1994-12-20 | 2003-07-16 | STMicroelectronics, Inc. | Isolation by active transistors with grounded gates |
US5675164A (en) | 1995-06-07 | 1997-10-07 | International Business Machines Corporation | High performance multi-mesa field effect transistor |
US20030125536A1 (en) * | 1996-01-11 | 2003-07-03 | Corixa Corporation | Compositions and methods for the therapy and diagnosis of breast cancer |
US6043562A (en) | 1996-01-26 | 2000-03-28 | Micron Technology, Inc. | Digit line architecture for dynamic memory |
JPH09293793A (ja) | 1996-04-26 | 1997-11-11 | Mitsubishi Electric Corp | 薄膜トランジスタを有する半導体装置およびその製造方法 |
US5989998A (en) * | 1996-08-29 | 1999-11-23 | Matsushita Electric Industrial Co., Ltd. | Method of forming interlayer insulating film |
US5817560A (en) | 1996-09-12 | 1998-10-06 | Advanced Micro Devices, Inc. | Ultra short trench transistors and process for making same |
JPH1140777A (ja) | 1997-07-23 | 1999-02-12 | Nittetsu Semiconductor Kk | 集積回路とその製造方法 |
US5679591A (en) | 1996-12-16 | 1997-10-21 | Taiwan Semiconductor Manufacturing Company, Ltd | Method of making raised-bitline contactless trenched flash memory cell |
US6288431B1 (en) | 1997-04-04 | 2001-09-11 | Nippon Steel Corporation | Semiconductor device and a method of manufacturing the same |
US6063688A (en) | 1997-09-29 | 2000-05-16 | Intel Corporation | Fabrication of deep submicron structures and quantum wire transistors using hard-mask transistor width definition |
DE59814170D1 (de) | 1997-12-17 | 2008-04-03 | Qimonda Ag | Speicherzellenanordnung und Verfahren zu deren Herstellung |
US6291334B1 (en) | 1997-12-19 | 2001-09-18 | Applied Materials, Inc. | Etch stop layer for dual damascene process |
US6004862A (en) | 1998-01-20 | 1999-12-21 | Advanced Micro Devices, Inc. | Core array and periphery isolation technique |
US5914523A (en) | 1998-02-17 | 1999-06-22 | National Semiconductor Corp. | Semiconductor device trench isolation structure with polysilicon bias voltage contact |
US6245662B1 (en) | 1998-07-23 | 2001-06-12 | Applied Materials, Inc. | Method of producing an interconnect structure for an integrated circuit |
US6781212B1 (en) | 1998-08-31 | 2004-08-24 | Micron Technology, Inc | Selectively doped trench device isolation |
US6191444B1 (en) | 1998-09-03 | 2001-02-20 | Micron Technology, Inc. | Mini flash process and circuit |
US6071789A (en) | 1998-11-10 | 2000-06-06 | Vanguard International Semiconductor Corporation | Method for simultaneously fabricating a DRAM capacitor and metal interconnections |
US6271141B2 (en) | 1999-03-23 | 2001-08-07 | Micron Technology, Inc. | Methods of forming materials over uneven surface topologies, and methods of forming insulative materials over and between conductive lines |
US6159801A (en) | 1999-04-26 | 2000-12-12 | Taiwan Semiconductor Manufacturing Company | Method to increase coupling ratio of source to floating gate in split-gate flash |
DE19928781C1 (de) | 1999-06-23 | 2000-07-06 | Siemens Ag | DRAM-Zellenanordnung und Verfahren zu deren Herstellung |
US6582891B1 (en) | 1999-12-02 | 2003-06-24 | Axcelis Technologies, Inc. | Process for reducing edge roughness in patterned photoresist |
US6573030B1 (en) | 2000-02-17 | 2003-06-03 | Applied Materials, Inc. | Method for depositing an amorphous carbon layer |
US6297554B1 (en) | 2000-03-10 | 2001-10-02 | United Microelectronics Corp. | Dual damascene interconnect structure with reduced parasitic capacitance |
US6391782B1 (en) | 2000-06-20 | 2002-05-21 | Advanced Micro Devices, Inc. | Process for forming multiple active lines and gate-all-around MOSFET |
US6830977B1 (en) | 2000-08-31 | 2004-12-14 | Micron Technology, Inc. | Methods of forming an isolation trench in a semiconductor, methods of forming an isolation trench in a surface of a silicon wafer, methods of forming an isolation trench-isolated transistor, trench-isolated transistor, trench isolation structures formed in a semiconductor, memory cells and drams |
SE517275C2 (sv) | 2000-09-20 | 2002-05-21 | Obducat Ab | Sätt vid våtetsning av ett substrat |
JP2002172766A (ja) | 2000-09-29 | 2002-06-18 | Brother Ind Ltd | インクジェットプリンタ |
US7163864B1 (en) | 2000-10-18 | 2007-01-16 | International Business Machines Corporation | Method of fabricating semiconductor side wall fin |
US6649287B2 (en) | 2000-12-14 | 2003-11-18 | Nitronex Corporation | Gallium nitride materials and methods |
US6531727B2 (en) | 2001-02-09 | 2003-03-11 | Micron Technology, Inc. | Open bit line DRAM with ultra thin body transistors |
US6424001B1 (en) | 2001-02-09 | 2002-07-23 | Micron Technology, Inc. | Flash memory with ultra thin vertical body transistors |
US6475869B1 (en) | 2001-02-26 | 2002-11-05 | Advanced Micro Devices, Inc. | Method of forming a double gate transistor having an epitaxial silicon/germanium channel region |
US6597203B2 (en) | 2001-03-14 | 2003-07-22 | Micron Technology, Inc. | CMOS gate array with vertical transistors |
US6545904B2 (en) | 2001-03-16 | 2003-04-08 | Micron Technology, Inc. | 6f2 dram array, a dram array formed on a semiconductive substrate, a method of forming memory cells in a 6f2 dram array and a method of isolating a single row of memory cells in a 6f2 dram array |
US7176109B2 (en) | 2001-03-23 | 2007-02-13 | Micron Technology, Inc. | Method for forming raised structures by controlled selective epitaxial growth of facet using spacer |
US6777645B2 (en) * | 2001-03-29 | 2004-08-17 | Gsi Lumonics Corporation | High-speed, precision, laser-based method and system for processing material of one or more targets within a field |
US6458662B1 (en) | 2001-04-04 | 2002-10-01 | Advanced Micro Devices, Inc. | Method of fabricating a semiconductor device having an asymmetrical dual-gate silicon-germanium (SiGe) channel MOSFET and a device thereby formed |
US6548347B2 (en) | 2001-04-12 | 2003-04-15 | Micron Technology, Inc. | Method of forming minimally spaced word lines |
US6740594B2 (en) | 2001-05-31 | 2004-05-25 | Infineon Technologies Ag | Method for removing carbon-containing polysilane from a semiconductor without stripping |
JP2003031686A (ja) | 2001-07-16 | 2003-01-31 | Sony Corp | 半導体記憶装置およびその製造方法 |
US6645806B2 (en) | 2001-08-07 | 2003-11-11 | Micron Technology, Inc. | Methods of forming DRAMS, methods of forming access transistors for DRAM devices, and methods of forming transistor source/drain regions |
TW497138B (en) | 2001-08-28 | 2002-08-01 | Winbond Electronics Corp | Method for improving consistency of critical dimension |
JP2003100862A (ja) | 2001-09-21 | 2003-04-04 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
US6951709B2 (en) | 2002-05-03 | 2005-10-04 | Micron Technology, Inc. | Method of fabricating a semiconductor multilevel interconnect structure |
US6734107B2 (en) | 2002-06-12 | 2004-05-11 | Macronix International Co., Ltd. | Pitch reduction in semiconductor fabrication |
US6777725B2 (en) | 2002-06-14 | 2004-08-17 | Ingentix Gmbh & Co. Kg | NROM memory circuit with recessed bitline |
US6835663B2 (en) | 2002-06-28 | 2004-12-28 | Infineon Technologies Ag | Hardmask of amorphous carbon-hydrogen (a-C:H) layers with tunable etch resistivity |
US6734063B2 (en) | 2002-07-22 | 2004-05-11 | Infineon Technologies Ag | Non-volatile memory cell and fabrication method |
US7071043B2 (en) | 2002-08-15 | 2006-07-04 | Micron Technology, Inc. | Methods of forming a field effect transistor having source/drain material over insulative material |
US6888187B2 (en) | 2002-08-26 | 2005-05-03 | International Business Machines Corporation | DRAM cell with enhanced SER immunity |
US6834019B2 (en) * | 2002-08-29 | 2004-12-21 | Micron Technology, Inc. | Isolation device over field in a memory device |
US6800910B2 (en) | 2002-09-30 | 2004-10-05 | Advanced Micro Devices, Inc. | FinFET device incorporating strained silicon in the channel region |
US6787864B2 (en) | 2002-09-30 | 2004-09-07 | Advanced Micro Devices, Inc. | Mosfets incorporating nickel germanosilicided gate and methods for their formation |
DE10260770B4 (de) | 2002-12-23 | 2005-10-27 | Infineon Technologies Ag | DRAM-Speicher mit vertikal angeordneten Auswahltransistoren und Verfahren zur Herstellung |
WO2004073044A2 (en) | 2003-02-13 | 2004-08-26 | Massachusetts Institute Of Technology | Finfet device and method to make same |
DE10306281B4 (de) | 2003-02-14 | 2007-02-15 | Infineon Technologies Ag | Anordnung und Verfahren zur Herstellung von vertikalen Transistorzellen und transistorgesteuerten Speicherzellen |
US7098105B2 (en) | 2004-05-26 | 2006-08-29 | Micron Technology, Inc. | Methods for forming semiconductor structures |
US7476920B2 (en) * | 2004-12-15 | 2009-01-13 | Infineon Technologies Ag | 6F2 access transistor arrangement and semiconductor memory device |
-
2005
- 2005-06-24 US US11/166,721 patent/US7902598B2/en active Active
-
2006
- 2006-06-21 CN CN2006800227269A patent/CN101208795B/zh active Active
- 2006-06-21 WO PCT/US2006/024025 patent/WO2007002117A2/en active Application Filing
- 2006-06-21 KR KR1020087001926A patent/KR101331748B1/ko active IP Right Grant
- 2006-06-21 EP EP06785207.9A patent/EP1897134B1/en active Active
- 2006-06-21 JP JP2008518327A patent/JP2008547228A/ja active Pending
- 2006-06-23 TW TW095122787A patent/TWI360202B/zh active
-
2011
- 2011-02-10 US US13/025,047 patent/US8836023B2/en active Active
-
2013
- 2013-03-13 US US13/799,084 patent/US8933508B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05198773A (ja) * | 1991-08-16 | 1993-08-06 | Gold Star Electron Co Ltd | 半導体メモリセル及びその製造方法 |
JPH06326273A (ja) * | 1993-05-16 | 1994-11-25 | Nec Corp | 半導体記憶装置 |
JPH07297297A (ja) * | 1994-04-22 | 1995-11-10 | Nec Corp | 半導体記憶装置およびその製造方法 |
JP2001148418A (ja) * | 1999-11-19 | 2001-05-29 | Mitsubishi Electric Corp | 半導体装置 |
US20040094786A1 (en) * | 2002-11-15 | 2004-05-20 | Tran Luan C. | Trench buried bit line memory devices and methods thereof |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012084619A (ja) * | 2010-10-07 | 2012-04-26 | Elpida Memory Inc | 半導体装置および半導体装置の製造方法 |
US9330978B2 (en) | 2010-10-07 | 2016-05-03 | Ps4 Luxco S.A.R.L. | Semiconductor device |
JP2012134395A (ja) * | 2010-12-22 | 2012-07-12 | Elpida Memory Inc | 半導体装置および半導体装置の製造方法 |
Also Published As
Publication number | Publication date |
---|---|
TWI360202B (en) | 2012-03-11 |
EP1897134A2 (en) | 2008-03-12 |
KR20080026631A (ko) | 2008-03-25 |
US20130248958A1 (en) | 2013-09-26 |
EP1897134B1 (en) | 2014-08-27 |
KR101331748B1 (ko) | 2013-11-20 |
US20110133270A1 (en) | 2011-06-09 |
TW200707653A (en) | 2007-02-16 |
CN101208795A (zh) | 2008-06-25 |
WO2007002117A3 (en) | 2007-03-15 |
US7902598B2 (en) | 2011-03-08 |
WO2007002117A2 (en) | 2007-01-04 |
CN101208795B (zh) | 2010-05-19 |
US20060289919A1 (en) | 2006-12-28 |
US8836023B2 (en) | 2014-09-16 |
US8933508B2 (en) | 2015-01-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2008547228A (ja) | 4.5f2dramセルのための接地されたゲートを備えたトレンチ分離トランジスタおよびそれの製造方法 | |
US9076552B2 (en) | Device including a dual port static random access memory cell and method for the formation thereof | |
US8039377B2 (en) | Semiconductor constructions | |
US6870231B2 (en) | Layouts for CMOS SRAM cells and devices | |
US8618600B2 (en) | Integrated circuit including a buried wiring line | |
JP2007535150A (ja) | メモリ・アレイ、メモリ・アレイを形成する方法、及びビット線に対するコンタクトを形成する方法 | |
US6950367B2 (en) | Memory embedded logic integrated circuit mounting memory circuits having different performances on the same chip | |
US11581317B2 (en) | Integrated assemblies having shield lines between digit lines, and methods of forming integrated assemblies | |
US20230363133A1 (en) | Memory Device and Method for Forming Thereof | |
TWI453868B (zh) | 記憶體陣列、半導體結構與電子系統,以及形成記憶體陣列、半導體結構與電子系統之方法 | |
US20220020754A1 (en) | Dual port memory cell with improved access resistance | |
US8853791B2 (en) | SRAM memory cell having a dogleg shaped gate electrode structure | |
US7365396B2 (en) | SOI SRAM products with reduced floating body effect | |
US10692811B1 (en) | Semiconductor structure | |
US8072077B2 (en) | Semiconductor memory device | |
US20230162768A1 (en) | Memory array circuits, memory structures, and methods for fabricating a memory array circuit | |
US20090101981A1 (en) | One-transistor type dram |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20090617 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20090617 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20120208 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120221 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20120518 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20120518 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20120529 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120601 Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20120601 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130219 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20130709 |