JP2008521229A5 - - Google Patents

Download PDF

Info

Publication number
JP2008521229A5
JP2008521229A5 JP2007541957A JP2007541957A JP2008521229A5 JP 2008521229 A5 JP2008521229 A5 JP 2008521229A5 JP 2007541957 A JP2007541957 A JP 2007541957A JP 2007541957 A JP2007541957 A JP 2007541957A JP 2008521229 A5 JP2008521229 A5 JP 2008521229A5
Authority
JP
Japan
Prior art keywords
containing layer
ion
crystal orientation
region
soi substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007541957A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008521229A (ja
JP5236290B2 (ja
Filing date
Publication date
Priority claimed from US10/992,150 external-priority patent/US7141457B2/en
Application filed filed Critical
Publication of JP2008521229A publication Critical patent/JP2008521229A/ja
Publication of JP2008521229A5 publication Critical patent/JP2008521229A5/ja
Application granted granted Critical
Publication of JP5236290B2 publication Critical patent/JP5236290B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2007541957A 2004-11-18 2005-11-17 Soi基板材料 Expired - Fee Related JP5236290B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/992,150 2004-11-18
US10/992,150 US7141457B2 (en) 2004-11-18 2004-11-18 Method to form Si-containing SOI and underlying substrate with different orientations
PCT/EP2005/056042 WO2006053890A1 (en) 2004-11-18 2005-11-17 Soi substrate materials and method to form si-containing soi and underlying substrate with different orientations

Publications (3)

Publication Number Publication Date
JP2008521229A JP2008521229A (ja) 2008-06-19
JP2008521229A5 true JP2008521229A5 (enExample) 2008-10-02
JP5236290B2 JP5236290B2 (ja) 2013-07-17

Family

ID=36011164

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007541957A Expired - Fee Related JP5236290B2 (ja) 2004-11-18 2005-11-17 Soi基板材料

Country Status (6)

Country Link
US (2) US7141457B2 (enExample)
EP (1) EP1829098A1 (enExample)
JP (1) JP5236290B2 (enExample)
CN (1) CN100533706C (enExample)
TW (1) TWI374522B (enExample)
WO (1) WO2006053890A1 (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004119943A (ja) * 2002-09-30 2004-04-15 Renesas Technology Corp 半導体ウェハおよびその製造方法
US7531392B2 (en) * 2006-02-27 2009-05-12 International Business Machines Corporation Multi-orientation semiconductor-on-insulator (SOI) substrate, and method of fabricating same
US7285480B1 (en) * 2006-04-07 2007-10-23 International Business Machines Corporation Integrated circuit chip with FETs having mixed body thicknesses and method of manufacture thereof
US7732309B2 (en) 2006-12-08 2010-06-08 Applied Materials, Inc. Plasma immersed ion implantation process
US20080153271A1 (en) * 2006-12-18 2008-06-26 Applied Materials, Inc. Safe handling of low energy, high dose arsenic, phosphorus, and boron implanted wafers
US7651902B2 (en) * 2007-04-20 2010-01-26 International Business Machines Corporation Hybrid substrates and methods for forming such hybrid substrates
US7750406B2 (en) * 2007-04-20 2010-07-06 International Business Machines Corporation Design structure incorporating a hybrid substrate
US7749829B2 (en) 2007-05-01 2010-07-06 Freescale Semiconductor, Inc. Step height reduction between SOI and EPI for DSO and BOS integration
US7696573B2 (en) * 2007-10-31 2010-04-13 International Business Machines Corporation Multiple crystallographic orientation semiconductor structures
JP2012089639A (ja) * 2010-10-19 2012-05-10 Sumitomo Electric Ind Ltd 単結晶炭化珪素基板を有する複合基板
US9676168B2 (en) 2010-11-19 2017-06-13 Lamart Corporation Fire barrier layer and fire barrier film laminate
US8970032B2 (en) 2011-09-21 2015-03-03 Infineon Technologies Ag Chip module and method for fabricating a chip module
US9275911B2 (en) 2012-10-12 2016-03-01 Globalfoundries Inc. Hybrid orientation fin field effect transistor and planar field effect transistor
US10299407B2 (en) 2015-06-29 2019-05-21 Microsoft Technology Licensing, Llc Differently oriented layered thermal conduit
EP3742476B1 (en) * 2019-05-20 2024-11-06 Infineon Technologies AG Method of implanting an implant species into a substrate at different depths
KR102877317B1 (ko) 2020-10-30 2025-10-27 삼성전자주식회사 반도체 웨이퍼 및 그 제조 방법

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2600299B2 (ja) * 1988-06-24 1997-04-16 ソニー株式会社 半導体装置の製造方法
JPH0590117A (ja) * 1991-09-27 1993-04-09 Toshiba Corp 単結晶薄膜半導体装置
JP3571734B2 (ja) * 1993-04-19 2004-09-29 セイコーインスツルメンツ株式会社 集積回路
US5726440A (en) * 1995-11-06 1998-03-10 Spire Corporation Wavelength selective photodetector
JP3512701B2 (ja) * 2000-03-10 2004-03-31 株式会社東芝 半導体装置及びその製造方法
JP2002299591A (ja) * 2001-03-30 2002-10-11 Toshiba Corp 半導体装置
US6541356B2 (en) * 2001-05-21 2003-04-01 International Business Machines Corporation Ultimate SIMOX
US6531375B1 (en) * 2001-09-18 2003-03-11 International Business Machines Corporation Method of forming a body contact using BOX modification
US6998353B2 (en) * 2001-11-05 2006-02-14 Ibis Technology Corporation Active wafer cooling during damage engineering implant to enhance buried oxide formation in SIMOX wafers
KR20050044643A (ko) * 2001-12-04 2005-05-12 신에쯔 한도타이 가부시키가이샤 접합 웨이퍼 및 접합 웨이퍼의 제조방법
KR20040072738A (ko) * 2002-01-23 2004-08-18 스피나커 세미컨덕터, 인크. 변형 반도체 기판과 쇼트키 또는 쇼트키 콘택트와 유사한콘택트를 형성하는 소스 및/또는 드레인을 갖는 전계 효과트랜지스터
US20030194846A1 (en) * 2002-04-11 2003-10-16 International Business Machines Corp. Medium dose simox over a wide BOX thickness range by a multiple implant, multiple anneal process
JP2004119943A (ja) * 2002-09-30 2004-04-15 Renesas Technology Corp 半導体ウェハおよびその製造方法
US6835983B2 (en) * 2002-10-25 2004-12-28 International Business Machines Corporation Silicon-on-insulator (SOI) integrated circuit (IC) chip with the silicon layers consisting of regions of different thickness
US20040195622A1 (en) * 2003-04-07 2004-10-07 United Microelectronics Corp. Semiconductor structure with silicon on insulator
US7329923B2 (en) 2003-06-17 2008-02-12 International Business Machines Corporation High-performance CMOS devices on hybrid crystal oriented substrates
US7291886B2 (en) * 2004-06-21 2007-11-06 International Business Machines Corporation Hybrid substrate technology for high-mobility planar and multiple-gate MOSFETs
JP2006040911A (ja) * 2004-07-22 2006-02-09 Renesas Technology Corp 半導体装置及びその製造方法

Similar Documents

Publication Publication Date Title
US7521334B2 (en) Method for producing direct bonded wafer and direct bonded wafer
JP4919316B2 (ja) 層の移転を介してシリコン・オン・グラスを製造する方法
TWI328286B (en) Planar substrate with selected semiconductor crystal orientations formed by localized amorphization and recrystallization of stacked template layers
JP2006041526A5 (enExample)
JP4730877B2 (ja) 応力を低減して層転位を介して緩和シリコン−ゲルマニウムを絶縁体上に作製する方法
JP2007535802A5 (enExample)
JPH0719839B2 (ja) 半導体基板の製造方法
JP2009231376A (ja) Soiウェーハ及び半導体デバイスならびにsoiウェーハの製造方法
JP5236290B2 (ja) Soi基板材料
JP3412449B2 (ja) Soi基板の製造方法
CN1624921A (zh) 使用硅-硅直接晶片键合、在具有不同晶向的混合衬底上的cmos
JP2000196047A (ja) Soi基板及びその製造方法
US6420243B1 (en) Method for producing SOI wafers by delamination
JP3484961B2 (ja) Soi基板の製造方法
JP5292810B2 (ja) Soi基板の製造方法
JPH11307471A (ja) Soi基板の製造方法
JP6273322B2 (ja) Soi基板の製造方法
WO1998042010A1 (en) Bonded soi wafers using high energy implant
JPH05129170A (ja) 半導体装置の製造方法
JP2005228988A (ja) Soiウェーハの製造方法
CN1588642A (zh) 三维互补金属氧化物半导体晶体管结构及其制备方法
CN2720639Y (zh) 应变半导体覆绝缘层型基底
CN1992173A (zh) 用于注入键合衬底以便导电的方法和结构