JP2007518274A5 - - Google Patents

Download PDF

Info

Publication number
JP2007518274A5
JP2007518274A5 JP2006549314A JP2006549314A JP2007518274A5 JP 2007518274 A5 JP2007518274 A5 JP 2007518274A5 JP 2006549314 A JP2006549314 A JP 2006549314A JP 2006549314 A JP2006549314 A JP 2006549314A JP 2007518274 A5 JP2007518274 A5 JP 2007518274A5
Authority
JP
Japan
Prior art keywords
silicide
forming
nickel
sidewall spacers
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006549314A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007518274A (ja
JP5265872B2 (ja
Filing date
Publication date
Priority claimed from US10/756,023 external-priority patent/US7005357B2/en
Application filed filed Critical
Publication of JP2007518274A publication Critical patent/JP2007518274A/ja
Publication of JP2007518274A5 publication Critical patent/JP2007518274A5/ja
Application granted granted Critical
Publication of JP5265872B2 publication Critical patent/JP5265872B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2006549314A 2004-01-12 2004-12-21 集積回路技術における低応力の側壁スペーサ Expired - Fee Related JP5265872B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/756,023 2004-01-12
US10/756,023 US7005357B2 (en) 2004-01-12 2004-01-12 Low stress sidewall spacer in integrated circuit technology
PCT/US2004/043109 WO2005071729A1 (en) 2004-01-12 2004-12-21 Low stress sidewall spacer in integrated circuit technology

Publications (3)

Publication Number Publication Date
JP2007518274A JP2007518274A (ja) 2007-07-05
JP2007518274A5 true JP2007518274A5 (enExample) 2008-02-14
JP5265872B2 JP5265872B2 (ja) 2013-08-14

Family

ID=34739734

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006549314A Expired - Fee Related JP5265872B2 (ja) 2004-01-12 2004-12-21 集積回路技術における低応力の側壁スペーサ

Country Status (8)

Country Link
US (1) US7005357B2 (enExample)
JP (1) JP5265872B2 (enExample)
KR (1) KR20060123481A (enExample)
CN (1) CN1902743A (enExample)
DE (1) DE112004002638B4 (enExample)
GB (1) GB2425405B (enExample)
TW (1) TWI355733B (enExample)
WO (1) WO2005071729A1 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7132352B1 (en) * 2004-08-06 2006-11-07 Advanced Micro Devices, Inc. Method of eliminating source/drain junction spiking, and device produced thereby
EP1949416A2 (en) * 2005-09-23 2008-07-30 Nxp B.V. A method of fabricating a structure for a semiconductor device
US7465635B2 (en) * 2006-09-21 2008-12-16 Texas Instruments Incorporated Method for manufacturing a gate sidewall spacer using an energy beam treatment
US7741181B2 (en) * 2007-11-06 2010-06-22 International Business Machines Corporation Methods of forming mixed gate CMOS with single poly deposition

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0766406A (ja) * 1993-08-25 1995-03-10 Oki Electric Ind Co Ltd サリサイド型mosfet及びその製造方法
JPH07254574A (ja) * 1994-03-16 1995-10-03 Sony Corp 電極形成方法
JP2809113B2 (ja) * 1994-09-29 1998-10-08 日本電気株式会社 半導体装置の製造方法
JPH08186085A (ja) * 1994-12-28 1996-07-16 Nec Corp 半導体装置の製造方法
US5814545A (en) 1995-10-02 1998-09-29 Motorola, Inc. Semiconductor device having a phosphorus doped PECVD film and a method of manufacture
JP3572561B2 (ja) * 1996-10-11 2004-10-06 富士通株式会社 半導体装置の製造方法
US5858846A (en) 1997-08-04 1999-01-12 Taiwan Semiconductor Manufacturing Company, Ltd. Salicide integration method
JP2000133802A (ja) * 1998-10-28 2000-05-12 Nec Corp 半導体装置とその製造方法
KR100313510B1 (ko) 1999-04-02 2001-11-07 김영환 반도체 소자의 제조방법
US6368988B1 (en) * 1999-07-16 2002-04-09 Micron Technology, Inc. Combined gate cap or digit line and spacer deposition using HDP
US6040223A (en) * 1999-08-13 2000-03-21 Taiwan Semiconductor Manufacturing Company Method for making improved polysilicon FET gate electrodes having composite sidewall spacers using a trapezoidal-shaped insulating layer for more reliable integrated circuits
KR100407684B1 (ko) * 2000-06-28 2003-12-01 주식회사 하이닉스반도체 반도체 소자의 제조 방법
US6483154B1 (en) * 2000-10-05 2002-11-19 Advanced Micro Devices, Inc. Nitrogen oxide plasma treatment for reduced nickel silicide bridging
US6495460B1 (en) 2001-07-11 2002-12-17 Advanced Micro Devices, Inc. Dual layer silicide formation using a titanium barrier to reduce surface roughness at silicide/junction interface
US6664172B2 (en) 2002-01-22 2003-12-16 United Microelectronics Corp. Method of forming a MOS transistor with improved threshold voltage stability
US7005376B2 (en) * 2003-07-07 2006-02-28 Advanced Micro Devices, Inc. Ultra-uniform silicides in integrated circuit technology

Similar Documents

Publication Publication Date Title
US7247897B2 (en) Conductive line for a semiconductor device using a carbon nanotube including a memory thin film and semiconductor device manufactured
TWI255007B (en) Method of fabricating a semiconductor device having reduced contact resistance
US10892161B2 (en) Enhanced selective deposition process
TW200722543A (en) Improving adhesion and minimizing oxidation on electroless Co alloy films for integration with low k inter-metal dielectric and etch stop
KR20120059853A (ko) 그래핀 기판 및 제조방법
JP2008522443A5 (enExample)
CN103606624A (zh) 一种具有异质侧壁结构加热电极的相变存储器及其制备方法
WO2022256176A1 (en) Atomic layer etching of metal features
KR20050029341A (ko) 코발트 실리사이드막 형성 방법 및 반도체 장치의 제조방법.
TWI251349B (en) Method of forming thin film transistor
JP2004134687A5 (enExample)
US20090236675A1 (en) Self-aligned field-effect transistor structure and manufacturing method thereof
CN101651118A (zh) 一种半导体装置及其制造方法
US20090325370A1 (en) Field-effect transistor structure and fabrication method thereof
JP2007518274A5 (enExample)
JP2006332604A5 (enExample)
TWI518782B (zh) 垂直電晶體及其製造方法
JP4217012B2 (ja) 半導体素子の金属配線形成方法
Zhang et al. Robust, scalable self-aligned platinum silicide process
US20210066124A1 (en) Semiconductor device and fabrication method thereof
CN107331602A (zh) 一种金刚石材料表面空穴浓度提高方法
US7902056B2 (en) Plasma treated metal silicide layer formation
CN118280825B (zh) 一种半导体结构及其制作方法
CN119789463B (zh) 一种多沟槽金刚石场效应晶体管结构及其制备方法
TWI281216B (en) Sequential reducing plasma and inert plasma pre-treatment method for oxidizable conductor layer