JP2007164922A - デコーダ回路 - Google Patents

デコーダ回路 Download PDF

Info

Publication number
JP2007164922A
JP2007164922A JP2005362322A JP2005362322A JP2007164922A JP 2007164922 A JP2007164922 A JP 2007164922A JP 2005362322 A JP2005362322 A JP 2005362322A JP 2005362322 A JP2005362322 A JP 2005362322A JP 2007164922 A JP2007164922 A JP 2007164922A
Authority
JP
Japan
Prior art keywords
transistor
node
potential
gate
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2005362322A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007164922A5 (enExample
Inventor
Akira Masuo
昭 増尾
Shigeo Norimura
茂夫 法邑
Norihiko Sumiya
範彦 角谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2005362322A priority Critical patent/JP2007164922A/ja
Priority to US11/638,370 priority patent/US7486113B2/en
Priority to CN2006101623734A priority patent/CN1983442B/zh
Publication of JP2007164922A publication Critical patent/JP2007164922A/ja
Priority to US12/343,854 priority patent/US7656197B2/en
Publication of JP2007164922A5 publication Critical patent/JP2007164922A5/ja
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Read Only Memory (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
  • Electronic Switches (AREA)
  • Logic Circuits (AREA)
JP2005362322A 2005-12-15 2005-12-15 デコーダ回路 Withdrawn JP2007164922A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2005362322A JP2007164922A (ja) 2005-12-15 2005-12-15 デコーダ回路
US11/638,370 US7486113B2 (en) 2005-12-15 2006-12-14 Decoder circuit
CN2006101623734A CN1983442B (zh) 2005-12-15 2006-12-14 译码器电路
US12/343,854 US7656197B2 (en) 2005-12-15 2008-12-24 Decoder circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005362322A JP2007164922A (ja) 2005-12-15 2005-12-15 デコーダ回路

Publications (2)

Publication Number Publication Date
JP2007164922A true JP2007164922A (ja) 2007-06-28
JP2007164922A5 JP2007164922A5 (enExample) 2009-02-05

Family

ID=38165908

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005362322A Withdrawn JP2007164922A (ja) 2005-12-15 2005-12-15 デコーダ回路

Country Status (3)

Country Link
US (2) US7486113B2 (enExample)
JP (1) JP2007164922A (enExample)
CN (1) CN1983442B (enExample)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008065881A (ja) * 2006-09-05 2008-03-21 Fujitsu Ltd 半導体記憶装置
WO2010092767A1 (ja) * 2009-02-12 2010-08-19 パナソニック株式会社 半導体記憶装置
WO2012114647A1 (ja) * 2011-02-22 2012-08-30 パナソニック株式会社 ワード線起動回路、半導体記憶装置、および半導体集積回路
US9183905B2 (en) 2013-06-25 2015-11-10 Kabushiki Kaisha Toshiba Delay circuit and semiconductor memory device

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2911717A1 (fr) * 2007-01-18 2008-07-25 St Microelectronics Sa Dispositif de commande de type cellulaire matriciel, en particulier pour memoire de type ram et procede correspondant
CN102867535B (zh) * 2012-09-27 2016-12-21 上海华虹宏力半导体制造有限公司 存储器及其字线电压产生电路
CN103915115B (zh) * 2013-01-08 2017-04-12 华邦电子股份有限公司 行解码电路
CN103247334B (zh) * 2013-04-24 2017-02-08 上海华虹宏力半导体制造有限公司 存储器及其列译码电路
CN103326729B (zh) * 2013-05-16 2016-02-24 西安邮电大学 一种基于数据传输的高速译码电路
US9653131B1 (en) * 2016-02-12 2017-05-16 Micron Technology, Inc. Apparatuses and methods for voltage level control

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0682520B2 (ja) * 1987-07-31 1994-10-19 株式会社東芝 半導体メモリ
JPH08236718A (ja) 1995-02-28 1996-09-13 Toshiba Corp ダイナミック型半導体記憶装置
TW360873B (en) * 1996-11-20 1999-06-11 Matsushita Electric Industrial Co Ltd Semiconductor integrated circuit and decoding circuit of memory
JP3220035B2 (ja) * 1997-02-27 2001-10-22 エヌイーシーマイクロシステム株式会社 スタチック型半導体記憶装置
JPH1145598A (ja) * 1997-07-25 1999-02-16 Nec Corp 半導体記憶装置
US6593776B2 (en) * 2001-08-03 2003-07-15 Intel Corporation Method and apparatus for low power domino decoding
JP4437710B2 (ja) * 2003-10-30 2010-03-24 富士通マイクロエレクトロニクス株式会社 半導体メモリ

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008065881A (ja) * 2006-09-05 2008-03-21 Fujitsu Ltd 半導体記憶装置
WO2010092767A1 (ja) * 2009-02-12 2010-08-19 パナソニック株式会社 半導体記憶装置
JP2010186513A (ja) * 2009-02-12 2010-08-26 Panasonic Corp 半導体記憶装置
US8125820B2 (en) 2009-02-12 2012-02-28 Panasonic Corporation Semiconductor memory device
WO2012114647A1 (ja) * 2011-02-22 2012-08-30 パナソニック株式会社 ワード線起動回路、半導体記憶装置、および半導体集積回路
US9183905B2 (en) 2013-06-25 2015-11-10 Kabushiki Kaisha Toshiba Delay circuit and semiconductor memory device

Also Published As

Publication number Publication date
US20090108876A1 (en) 2009-04-30
CN1983442B (zh) 2010-12-01
US20070139230A1 (en) 2007-06-21
US7656197B2 (en) 2010-02-02
US7486113B2 (en) 2009-02-03
CN1983442A (zh) 2007-06-20

Similar Documents

Publication Publication Date Title
US7656197B2 (en) Decoder circuit
KR0136074B1 (ko) 개량된 소프트 에러 저항을 갖는 mos형 sram, 고전위 전원 전압 강하 검출 회로, 상보 신호 천이 검출 회로 및 개량된 내부신호 시간 마진을 갖는 반도체 장치
US10482949B2 (en) Semiconductor device
US7312649B2 (en) Voltage booster power supply circuit
US8072823B2 (en) Semiconductor memory device
JP5202248B2 (ja) 半導体記憶装置
US8625370B2 (en) Semiconductor integrated circuit
US6529399B1 (en) Semiconductor device realized by using partial SOI technology
US9209797B2 (en) Semiconductor device
JP2005006489A (ja) 電圧発生回路
US9208830B2 (en) Semiconductor memory device
US20130162342A1 (en) Reference voltage generator of semiconductor integrated circuit
JP4306821B2 (ja) 半導体記憶装置
JP3935592B2 (ja) 内部電位発生回路
JP6103815B2 (ja) 不揮発性メモリ回路、及び半導体装置
JP2010097644A (ja) 半導体装置及びその動作方法
US20070001750A1 (en) Reference Voltage Generating Circuit
JP2001126483A (ja) データ出力回路およびそれを備える半導体記憶装置
JP2010267355A (ja) スタティックランダムアクセスメモリ
KR100765439B1 (ko) 이중 승압 셀 바이어스 기법을 이용한 스태틱 램
JP2978636B2 (ja) デコード回路
JPH1011986A (ja) 半導体回路
TWI488191B (zh) 動態驅動器電路
JP4358116B2 (ja) 半導体記憶装置、および半導体記憶装置の制御方法
JP2012199685A (ja) 電圧変換回路及び不揮発性半導体記憶装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20081215

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20081215

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110818

A761 Written withdrawal of application

Free format text: JAPANESE INTERMEDIATE CODE: A761

Effective date: 20110829