JP2007059026A5 - - Google Patents

Download PDF

Info

Publication number
JP2007059026A5
JP2007059026A5 JP2005246408A JP2005246408A JP2007059026A5 JP 2007059026 A5 JP2007059026 A5 JP 2007059026A5 JP 2005246408 A JP2005246408 A JP 2005246408A JP 2005246408 A JP2005246408 A JP 2005246408A JP 2007059026 A5 JP2007059026 A5 JP 2007059026A5
Authority
JP
Japan
Prior art keywords
buffer circuit
memory cell
output
input
bit line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2005246408A
Other languages
English (en)
Japanese (ja)
Other versions
JP4749089B2 (ja
JP2007059026A (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from JP2005246408A external-priority patent/JP4749089B2/ja
Priority to JP2005246408A priority Critical patent/JP4749089B2/ja
Priority to TW095127700A priority patent/TWI421873B/zh
Priority to KR1020060075050A priority patent/KR101221787B1/ko
Priority to US11/508,288 priority patent/US20070047283A1/en
Priority to CN2006101256650A priority patent/CN1921000B/zh
Publication of JP2007059026A publication Critical patent/JP2007059026A/ja
Publication of JP2007059026A5 publication Critical patent/JP2007059026A5/ja
Priority to US12/410,868 priority patent/US7898896B2/en
Priority to US13/008,423 priority patent/US20110110166A1/en
Publication of JP4749089B2 publication Critical patent/JP4749089B2/ja
Application granted granted Critical
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2005246408A 2005-08-26 2005-08-26 半導体装置 Expired - Fee Related JP4749089B2 (ja)

Priority Applications (7)

Application Number Priority Date Filing Date Title
JP2005246408A JP4749089B2 (ja) 2005-08-26 2005-08-26 半導体装置
TW095127700A TWI421873B (zh) 2005-08-26 2006-07-28 半導體裝置
KR1020060075050A KR101221787B1 (ko) 2005-08-26 2006-08-09 반도체 장치
US11/508,288 US20070047283A1 (en) 2005-08-26 2006-08-23 Semiconductor device
CN2006101256650A CN1921000B (zh) 2005-08-26 2006-08-25 半导体装置
US12/410,868 US7898896B2 (en) 2005-08-26 2009-03-25 Semiconductor device
US13/008,423 US20110110166A1 (en) 2005-08-26 2011-01-18 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005246408A JP4749089B2 (ja) 2005-08-26 2005-08-26 半導体装置

Publications (3)

Publication Number Publication Date
JP2007059026A JP2007059026A (ja) 2007-03-08
JP2007059026A5 true JP2007059026A5 (enExample) 2008-08-07
JP4749089B2 JP4749089B2 (ja) 2011-08-17

Family

ID=37778692

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005246408A Expired - Fee Related JP4749089B2 (ja) 2005-08-26 2005-08-26 半導体装置

Country Status (5)

Country Link
US (3) US20070047283A1 (enExample)
JP (1) JP4749089B2 (enExample)
KR (1) KR101221787B1 (enExample)
CN (1) CN1921000B (enExample)
TW (1) TWI421873B (enExample)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009238332A (ja) 2008-03-27 2009-10-15 Renesas Technology Corp 半導体記憶装置
US9472268B2 (en) * 2010-07-16 2016-10-18 Texas Instruments Incorporated SRAM with buffered-read bit cells and its testing
US8837250B2 (en) * 2010-07-20 2014-09-16 Taiwan Semiconductor Manufacturing Co., Ltd. Method and apparatus for word line decoder layout
US10249361B2 (en) * 2014-01-14 2019-04-02 Nvidia Corporation SRAM write driver with improved drive strength
US9589611B2 (en) 2015-04-01 2017-03-07 Semiconductor Energy Laboratory Co., Ltd. Memory device, semiconductor device, and electronic device
US10854284B1 (en) 2016-12-06 2020-12-01 Gsi Technology, Inc. Computational memory cell and processing array device with ratioless write port
US10249362B2 (en) 2016-12-06 2019-04-02 Gsi Technology, Inc. Computational memory cell and processing array device using the memory cells for XOR and XNOR computations
US10860318B2 (en) 2016-12-06 2020-12-08 Gsi Technology, Inc. Computational memory cell and processing array device using memory cells
US10847212B1 (en) 2016-12-06 2020-11-24 Gsi Technology, Inc. Read and write data processing circuits and methods associated with computational memory cells using two read multiplexers
US10777262B1 (en) 2016-12-06 2020-09-15 Gsi Technology, Inc. Read data processing circuits and methods associated memory cells
US10770133B1 (en) 2016-12-06 2020-09-08 Gsi Technology, Inc. Read and write data processing circuits and methods associated with computational memory cells that provides write inhibits and read bit line pre-charge inhibits
US11227653B1 (en) 2016-12-06 2022-01-18 Gsi Technology, Inc. Storage array circuits and methods for computational memory cells
US10860320B1 (en) 2016-12-06 2020-12-08 Gsi Technology, Inc. Orthogonal data transposition system and method during data transfers to/from a processing array
US10891076B1 (en) 2016-12-06 2021-01-12 Gsi Technology, Inc. Results processing circuits and methods associated with computational memory cells
US10943648B1 (en) 2016-12-06 2021-03-09 Gsi Technology, Inc. Ultra low VDD memory cell with ratioless write port
US10847213B1 (en) 2016-12-06 2020-11-24 Gsi Technology, Inc. Write data processing circuits and methods associated with computational memory cells
CN110675907B (zh) * 2018-07-03 2024-08-23 三星电子株式会社 非易失性存储器装置和在其内部传输数据的方法
US11631465B2 (en) 2018-07-03 2023-04-18 Samsung Electronics Co., Ltd. Non-volatile memory device
CN109885154B (zh) * 2019-02-28 2023-06-23 江西天漪半导体有限公司 一种带旁路通道的低功耗寄存器
US10958272B2 (en) 2019-06-18 2021-03-23 Gsi Technology, Inc. Computational memory cell and processing array device using complementary exclusive or memory cells
US10930341B1 (en) 2019-06-18 2021-02-23 Gsi Technology, Inc. Processing array device that performs one cycle full adder operation and bit line read/write logic features
US10877731B1 (en) 2019-06-18 2020-12-29 Gsi Technology, Inc. Processing array device that performs one cycle full adder operation and bit line read/write logic features

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0329185A (ja) * 1989-06-26 1991-02-07 Nec Corp デュアルポートメモリー装置
JPH04356793A (ja) * 1990-08-18 1992-12-10 Mitsubishi Electric Corp 半導体記憶装置
JPH04205787A (ja) * 1990-11-29 1992-07-27 Seiko Epson Corp マルチポートメモリ
JPH0574198A (ja) 1991-09-13 1993-03-26 Sony Corp テスト回路を備えたメモリ装置
JP3689435B2 (ja) * 1992-12-24 2005-08-31 株式会社リコー シリアル記憶装置
JP3664777B2 (ja) * 1995-08-18 2005-06-29 株式会社ルネサステクノロジ 半導体記憶装置
JP3691170B2 (ja) * 1996-08-30 2005-08-31 株式会社ルネサステクノロジ テスト回路
JP3226886B2 (ja) * 1999-01-29 2001-11-05 エヌイーシーマイクロシステム株式会社 半導体記憶装置とその制御方法
JP2001023400A (ja) 1999-07-07 2001-01-26 Hitachi Ltd 半導体装置およびその不良解析方法
JP3835220B2 (ja) * 2001-08-31 2006-10-18 セイコーエプソン株式会社 半導体記憶装置
JP2004253499A (ja) * 2003-02-19 2004-09-09 Hitachi Ltd 半導体装置

Similar Documents

Publication Publication Date Title
JP2007059026A5 (enExample)
US20170221534A1 (en) Semiconductor memory package
JP4749089B2 (ja) 半導体装置
TW201322275A (zh) 半導體裝置
JP2003151280A5 (enExample)
JP2001094069A (ja) 半導体記憶装置
JP2010113793A5 (enExample)
KR101545952B1 (ko) 스택 메모리 장치 및 그 동작 방법
JP4160556B2 (ja) 半導体集積回路
KR100642636B1 (ko) 반도체 메모리 장치 및 이 장치의 데이터 라인 배치 방법
US20080068909A1 (en) Semiconductor device
JP2010010369A5 (enExample)
TW200610104A (en) Semiconductor memory devices and signal line arrangements and related methods
JP5743045B2 (ja) 半導体記憶装置及び半導体記憶装置におけるメモリアクセス方法
JP4926386B2 (ja) グローバルデータバス接続回路を備えるマルチポートメモリ素子
US8422318B2 (en) Semiconductor device
JP2005217397A (ja) 直列ダイオードセルを利用した不揮発性メモリ装置
JP2005251273A5 (enExample)
KR100917631B1 (ko) 반도체 장치
TWI534825B (zh) 記憶體裝置
WO2014115598A1 (ja) 半導体装置
US9230653B2 (en) Semiconductor memory device
KR100849720B1 (ko) 반도체 메모리 장치
JP2007273028A5 (enExample)
JP2009158574A (ja) 半導体記憶装置