JP4749089B2 - 半導体装置 - Google Patents

半導体装置 Download PDF

Info

Publication number
JP4749089B2
JP4749089B2 JP2005246408A JP2005246408A JP4749089B2 JP 4749089 B2 JP4749089 B2 JP 4749089B2 JP 2005246408 A JP2005246408 A JP 2005246408A JP 2005246408 A JP2005246408 A JP 2005246408A JP 4749089 B2 JP4749089 B2 JP 4749089B2
Authority
JP
Japan
Prior art keywords
output
circuit
memory cell
buffer circuit
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2005246408A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007059026A5 (enExample
JP2007059026A (ja
Inventor
篤史 宮西
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Electronics Corp filed Critical Renesas Electronics Corp
Priority to JP2005246408A priority Critical patent/JP4749089B2/ja
Priority to TW095127700A priority patent/TWI421873B/zh
Priority to KR1020060075050A priority patent/KR101221787B1/ko
Priority to US11/508,288 priority patent/US20070047283A1/en
Priority to CN2006101256650A priority patent/CN1921000B/zh
Publication of JP2007059026A publication Critical patent/JP2007059026A/ja
Publication of JP2007059026A5 publication Critical patent/JP2007059026A5/ja
Priority to US12/410,868 priority patent/US7898896B2/en
Priority to US13/008,423 priority patent/US20110110166A1/en
Application granted granted Critical
Publication of JP4749089B2 publication Critical patent/JP4749089B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/18—Bit line organisation; Bit line lay-out
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/14—Word line organisation; Word line lay-out
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10—Aspects relating to interfaces of memory device to external buses
    • G11C2207/108—Wide data ports

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Memories (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP2005246408A 2005-08-26 2005-08-26 半導体装置 Expired - Fee Related JP4749089B2 (ja)

Priority Applications (7)

Application Number Priority Date Filing Date Title
JP2005246408A JP4749089B2 (ja) 2005-08-26 2005-08-26 半導体装置
TW095127700A TWI421873B (zh) 2005-08-26 2006-07-28 半導體裝置
KR1020060075050A KR101221787B1 (ko) 2005-08-26 2006-08-09 반도체 장치
US11/508,288 US20070047283A1 (en) 2005-08-26 2006-08-23 Semiconductor device
CN2006101256650A CN1921000B (zh) 2005-08-26 2006-08-25 半导体装置
US12/410,868 US7898896B2 (en) 2005-08-26 2009-03-25 Semiconductor device
US13/008,423 US20110110166A1 (en) 2005-08-26 2011-01-18 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005246408A JP4749089B2 (ja) 2005-08-26 2005-08-26 半導体装置

Publications (3)

Publication Number Publication Date
JP2007059026A JP2007059026A (ja) 2007-03-08
JP2007059026A5 JP2007059026A5 (enExample) 2008-08-07
JP4749089B2 true JP4749089B2 (ja) 2011-08-17

Family

ID=37778692

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005246408A Expired - Fee Related JP4749089B2 (ja) 2005-08-26 2005-08-26 半導体装置

Country Status (5)

Country Link
US (3) US20070047283A1 (enExample)
JP (1) JP4749089B2 (enExample)
KR (1) KR101221787B1 (enExample)
CN (1) CN1921000B (enExample)
TW (1) TWI421873B (enExample)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009238332A (ja) 2008-03-27 2009-10-15 Renesas Technology Corp 半導体記憶装置
US9472268B2 (en) * 2010-07-16 2016-10-18 Texas Instruments Incorporated SRAM with buffered-read bit cells and its testing
US8837250B2 (en) * 2010-07-20 2014-09-16 Taiwan Semiconductor Manufacturing Co., Ltd. Method and apparatus for word line decoder layout
US10249361B2 (en) * 2014-01-14 2019-04-02 Nvidia Corporation SRAM write driver with improved drive strength
US9589611B2 (en) 2015-04-01 2017-03-07 Semiconductor Energy Laboratory Co., Ltd. Memory device, semiconductor device, and electronic device
US10854284B1 (en) 2016-12-06 2020-12-01 Gsi Technology, Inc. Computational memory cell and processing array device with ratioless write port
US10847212B1 (en) 2016-12-06 2020-11-24 Gsi Technology, Inc. Read and write data processing circuits and methods associated with computational memory cells using two read multiplexers
US10847213B1 (en) 2016-12-06 2020-11-24 Gsi Technology, Inc. Write data processing circuits and methods associated with computational memory cells
US10770133B1 (en) 2016-12-06 2020-09-08 Gsi Technology, Inc. Read and write data processing circuits and methods associated with computational memory cells that provides write inhibits and read bit line pre-charge inhibits
US10891076B1 (en) 2016-12-06 2021-01-12 Gsi Technology, Inc. Results processing circuits and methods associated with computational memory cells
US10998040B2 (en) 2016-12-06 2021-05-04 Gsi Technology, Inc. Computational memory cell and processing array device using the memory cells for XOR and XNOR computations
US10777262B1 (en) 2016-12-06 2020-09-15 Gsi Technology, Inc. Read data processing circuits and methods associated memory cells
US10943648B1 (en) 2016-12-06 2021-03-09 Gsi Technology, Inc. Ultra low VDD memory cell with ratioless write port
US11227653B1 (en) 2016-12-06 2022-01-18 Gsi Technology, Inc. Storage array circuits and methods for computational memory cells
US10521229B2 (en) 2016-12-06 2019-12-31 Gsi Technology, Inc. Computational memory cell and processing array device using memory cells
US10860320B1 (en) 2016-12-06 2020-12-08 Gsi Technology, Inc. Orthogonal data transposition system and method during data transfers to/from a processing array
US11631465B2 (en) 2018-07-03 2023-04-18 Samsung Electronics Co., Ltd. Non-volatile memory device
CN110675907B (zh) * 2018-07-03 2024-08-23 三星电子株式会社 非易失性存储器装置和在其内部传输数据的方法
CN109885154B (zh) * 2019-02-28 2023-06-23 江西天漪半导体有限公司 一种带旁路通道的低功耗寄存器
US10958272B2 (en) 2019-06-18 2021-03-23 Gsi Technology, Inc. Computational memory cell and processing array device using complementary exclusive or memory cells
US10877731B1 (en) 2019-06-18 2020-12-29 Gsi Technology, Inc. Processing array device that performs one cycle full adder operation and bit line read/write logic features
US10930341B1 (en) 2019-06-18 2021-02-23 Gsi Technology, Inc. Processing array device that performs one cycle full adder operation and bit line read/write logic features

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0329185A (ja) * 1989-06-26 1991-02-07 Nec Corp デュアルポートメモリー装置
JPH04356793A (ja) * 1990-08-18 1992-12-10 Mitsubishi Electric Corp 半導体記憶装置
JPH04205787A (ja) * 1990-11-29 1992-07-27 Seiko Epson Corp マルチポートメモリ
JPH0574198A (ja) 1991-09-13 1993-03-26 Sony Corp テスト回路を備えたメモリ装置
JP3689435B2 (ja) * 1992-12-24 2005-08-31 株式会社リコー シリアル記憶装置
JP3664777B2 (ja) * 1995-08-18 2005-06-29 株式会社ルネサステクノロジ 半導体記憶装置
JP3691170B2 (ja) * 1996-08-30 2005-08-31 株式会社ルネサステクノロジ テスト回路
JP3226886B2 (ja) * 1999-01-29 2001-11-05 エヌイーシーマイクロシステム株式会社 半導体記憶装置とその制御方法
JP2001023400A (ja) 1999-07-07 2001-01-26 Hitachi Ltd 半導体装置およびその不良解析方法
JP3835220B2 (ja) * 2001-08-31 2006-10-18 セイコーエプソン株式会社 半導体記憶装置
JP2004253499A (ja) * 2003-02-19 2004-09-09 Hitachi Ltd 半導体装置

Also Published As

Publication number Publication date
US20090185431A1 (en) 2009-07-23
US7898896B2 (en) 2011-03-01
CN1921000A (zh) 2007-02-28
US20070047283A1 (en) 2007-03-01
KR20070024358A (ko) 2007-03-02
TW200710864A (en) 2007-03-16
JP2007059026A (ja) 2007-03-08
CN1921000B (zh) 2012-07-18
KR101221787B1 (ko) 2013-01-11
TWI421873B (zh) 2014-01-01
US20110110166A1 (en) 2011-05-12

Similar Documents

Publication Publication Date Title
JP4749089B2 (ja) 半導体装置
US7948784B2 (en) Semiconductor memory device having vertical transistors
US10867681B2 (en) SRAM memory having subarrays with common IO block
US7035161B2 (en) Semiconductor integrated circuit
US4701919A (en) Semiconductor device incorporating memory test pattern generating circuit
JP2009238332A (ja) 半導体記憶装置
US6661731B2 (en) Semiconductor memory, semiconductor integrated circuit and semiconductor mounted device
JP2007059026A5 (enExample)
US7782654B2 (en) Static random access memory device
KR100855055B1 (ko) 반도체기억장치
US6781917B2 (en) Semiconductor memory device with dual port memory cells
US7509607B2 (en) Memory circuit having a crosstalk-glitch suppressor circuit and a control device for controlling an amount of suppression performed by the crosstalk-glitch suppressor circuit
US6477074B2 (en) Semiconductor memory integrated circuit having high-speed data read and write operations
JP4956087B2 (ja) 半導体記憶装置
KR20100051278A (ko) 반도체 메모리 장치
KR100490945B1 (ko) 다른 메모리 어레이의 비트라인을 이용하여 데이터를전송하는 메모리 디바이스 및 그의 구동방법
US7539070B2 (en) Semiconductor memory apparatus and method of resetting input/output lines of the same
KR100593735B1 (ko) 반도체 메모리 장치 및 이의 입출력라인 배치 방법
JPS6364692A (ja) 半導体メモリ装置
WO2014115598A1 (ja) 半導体装置
JP2008305533A (ja) 半導体記憶装置
JP2007149287A (ja) 半導体記憶装置
KR20090043944A (ko) 서브 홀 레이아웃 방법
KR20110076675A (ko) 반도체 기억 장치
KR20100067212A (ko) 반도체 집적 회로

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080618

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080618

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20080618

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20100524

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110225

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110308

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110426

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110517

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110517

R150 Certificate of patent or registration of utility model

Ref document number: 4749089

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140527

Year of fee payment: 3

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees