JP2006310829A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2006310829A5 JP2006310829A5 JP2006094490A JP2006094490A JP2006310829A5 JP 2006310829 A5 JP2006310829 A5 JP 2006310829A5 JP 2006094490 A JP2006094490 A JP 2006094490A JP 2006094490 A JP2006094490 A JP 2006094490A JP 2006310829 A5 JP2006310829 A5 JP 2006310829A5
- Authority
- JP
- Japan
- Prior art keywords
- fuse element
- cutting
- pulse
- applying
- cut
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims 5
- 238000011156 evaluation Methods 0.000 claims 4
- 239000004065 semiconductor Substances 0.000 claims 3
- 239000000758 substrate Substances 0.000 claims 3
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006094490A JP4946133B2 (ja) | 2005-03-30 | 2006-03-30 | ヒューズ素子切断手順の決定方法 |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2005099404 | 2005-03-30 | ||
| JP2005099404 | 2005-03-30 | ||
| JP2006094490A JP4946133B2 (ja) | 2005-03-30 | 2006-03-30 | ヒューズ素子切断手順の決定方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2006310829A JP2006310829A (ja) | 2006-11-09 |
| JP2006310829A5 true JP2006310829A5 (enExample) | 2009-05-07 |
| JP4946133B2 JP4946133B2 (ja) | 2012-06-06 |
Family
ID=37477288
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006094490A Expired - Fee Related JP4946133B2 (ja) | 2005-03-30 | 2006-03-30 | ヒューズ素子切断手順の決定方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4946133B2 (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4871767B2 (ja) * | 2007-03-20 | 2012-02-08 | 日本電信電話株式会社 | ナノギャップ電極の製造方法 |
| US7405590B1 (en) * | 2007-07-18 | 2008-07-29 | Kabushiki Kaisha Toshiba | Systems and methods for controlling a fuse programming current in an IC |
| JP5435713B2 (ja) | 2009-07-23 | 2014-03-05 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法、製造プログラム、及び半導体装置 |
| JP2011091447A (ja) * | 2011-02-07 | 2011-05-06 | Renesas Electronics Corp | ヒューズの溶断方法 |
| JP2013037749A (ja) | 2011-08-09 | 2013-02-21 | Fujitsu Ltd | 書込回路、半導体集積回路、及び書込方法 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6246496A (ja) * | 1985-08-23 | 1987-02-28 | Sony Corp | 固定記憶装置の書き込み方法 |
| JP3354033B2 (ja) * | 1994-06-17 | 2002-12-09 | 株式会社豊田中央研究所 | 半導体装置及びその製造方法 |
| JP3104843B2 (ja) * | 1994-08-19 | 2000-10-30 | 川崎製鉄株式会社 | アンチヒューズ型半導体集積回路装置 |
-
2006
- 2006-03-30 JP JP2006094490A patent/JP4946133B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2004526531A5 (enExample) | ||
| WO2008142919A1 (ja) | 可変抵抗素子とその製造方法及び不揮発性半導体記憶装置 | |
| WO2009134677A3 (en) | Reduction of forming voltage in semiconductor devices | |
| WO2008046068A3 (en) | System and method for detection of multiple current limits | |
| DE602005019734D1 (de) | Trennung von ereignis- und störungsparametern | |
| TW200638419A (en) | Electric element, memory device, and semiconductor integrated circuit | |
| JP2016015390A5 (enExample) | ||
| WO2018033897A3 (en) | Method and system for context sensitive intelligent virtual agents | |
| WO2008152845A1 (ja) | 乱数発生器 | |
| JP2003007977A5 (enExample) | ||
| WO2009050833A1 (ja) | 不揮発性記憶素子、並びにその不揮発性記憶素子を用いた不揮発性半導体装置 | |
| WO2008146461A1 (ja) | 不揮発性記憶素子およびその製造方法、並びにその不揮発性記憶素子を用いた不揮発性半導体装置 | |
| JP2015111742A5 (ja) | 半導体装置の作製方法、及び半導体装置 | |
| WO2008149605A1 (ja) | 抵抗変化素子およびこれを備えた半導体装置 | |
| WO2009075073A1 (ja) | 不揮発性記憶装置およびその製造方法 | |
| WO2010042732A3 (en) | Silicon-based nanoscale resistive device with adjustable resistance | |
| JP2016500993A5 (enExample) | ||
| JP2012521888A5 (enExample) | ||
| JP2011237418A5 (ja) | 電流測定方法 | |
| WO2012151566A3 (en) | Conductive filament based memory elements and methods with improved data retention and/or endurance | |
| WO2008102718A1 (ja) | 半導体記憶装置 | |
| EP2500944A3 (en) | Semiconductor light emitting diode chip, method of manufacturing thereof and method for quality control thereof | |
| JP2015155889A5 (enExample) | ||
| WO2008081567A1 (ja) | シリコンウエーハの評価方法 | |
| WO2009073371A3 (en) | Systems and methods for link processing with ultrafast and nanosecond laser pulses |