JP4946133B2 - ヒューズ素子切断手順の決定方法 - Google Patents

ヒューズ素子切断手順の決定方法 Download PDF

Info

Publication number
JP4946133B2
JP4946133B2 JP2006094490A JP2006094490A JP4946133B2 JP 4946133 B2 JP4946133 B2 JP 4946133B2 JP 2006094490 A JP2006094490 A JP 2006094490A JP 2006094490 A JP2006094490 A JP 2006094490A JP 4946133 B2 JP4946133 B2 JP 4946133B2
Authority
JP
Japan
Prior art keywords
fuse element
pulse
cutting
cut
fuse
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2006094490A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006310829A5 (enExample
JP2006310829A (ja
Inventor
昌良 大村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yamaha Corp
Original Assignee
Yamaha Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yamaha Corp filed Critical Yamaha Corp
Priority to JP2006094490A priority Critical patent/JP4946133B2/ja
Publication of JP2006310829A publication Critical patent/JP2006310829A/ja
Publication of JP2006310829A5 publication Critical patent/JP2006310829A5/ja
Application granted granted Critical
Publication of JP4946133B2 publication Critical patent/JP4946133B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)
  • Read Only Memory (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
JP2006094490A 2005-03-30 2006-03-30 ヒューズ素子切断手順の決定方法 Expired - Fee Related JP4946133B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006094490A JP4946133B2 (ja) 2005-03-30 2006-03-30 ヒューズ素子切断手順の決定方法

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2005099404 2005-03-30
JP2005099404 2005-03-30
JP2006094490A JP4946133B2 (ja) 2005-03-30 2006-03-30 ヒューズ素子切断手順の決定方法

Publications (3)

Publication Number Publication Date
JP2006310829A JP2006310829A (ja) 2006-11-09
JP2006310829A5 JP2006310829A5 (enExample) 2009-05-07
JP4946133B2 true JP4946133B2 (ja) 2012-06-06

Family

ID=37477288

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006094490A Expired - Fee Related JP4946133B2 (ja) 2005-03-30 2006-03-30 ヒューズ素子切断手順の決定方法

Country Status (1)

Country Link
JP (1) JP4946133B2 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4871767B2 (ja) * 2007-03-20 2012-02-08 日本電信電話株式会社 ナノギャップ電極の製造方法
US7405590B1 (en) * 2007-07-18 2008-07-29 Kabushiki Kaisha Toshiba Systems and methods for controlling a fuse programming current in an IC
JP5435713B2 (ja) 2009-07-23 2014-03-05 ルネサスエレクトロニクス株式会社 半導体装置の製造方法、製造プログラム、及び半導体装置
JP2011091447A (ja) * 2011-02-07 2011-05-06 Renesas Electronics Corp ヒューズの溶断方法
JP2013037749A (ja) 2011-08-09 2013-02-21 Fujitsu Ltd 書込回路、半導体集積回路、及び書込方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6246496A (ja) * 1985-08-23 1987-02-28 Sony Corp 固定記憶装置の書き込み方法
JP3354033B2 (ja) * 1994-06-17 2002-12-09 株式会社豊田中央研究所 半導体装置及びその製造方法
JP3104843B2 (ja) * 1994-08-19 2000-10-30 川崎製鉄株式会社 アンチヒューズ型半導体集積回路装置

Also Published As

Publication number Publication date
JP2006310829A (ja) 2006-11-09

Similar Documents

Publication Publication Date Title
CN1076123C (zh) 备有抗熔元件的半导体器件及其制造方法
JP4284242B2 (ja) 半導体装置およびその製造方法
JP4480649B2 (ja) ヒューズ素子及びその切断方法
JP2002124639A (ja) 半導体装置及びその製造方法
US20070007621A1 (en) Fuse breakdown method adapted to semiconductor device
JP3124473B2 (ja) 半導体装置とその製造方法
TWI469339B (zh) 反熔絲元件及用於控制破裂位置之電氣冗餘反熔絲陣列
CN104113323A (zh) 半导体装置
US10181440B2 (en) Semiconductor device
US7507607B1 (en) Method of forming a silicide bridged anti-fuse with a tungsten plug metalization process
JP2006310829A (ja) ヒューズ素子の切断方法、ヒューズ素子及びヒューズ素子を有する半導体装置
US6777754B2 (en) Semiconductor device and method of manufacturing the same
CN100501973C (zh) 适合半导体器件的熔丝断开方法
JP5981260B2 (ja) 半導体装置
US20070080404A1 (en) Semiconductor device
TWI884649B (zh) 反熔絲型非揮發性記憶胞
JP2003115537A (ja) アンチヒューズ素子、半導体装置及び半導体装置のプログラミング方法
JP2006222410A (ja) 半導体装置及びその製造方法
US6291306B1 (en) Method of improving the voltage coefficient of resistance of high polysilicon resistors
JP4646891B2 (ja) 半導体装置及びその製造方法
JP4701034B2 (ja) 半導体装置
JP2007515072A (ja) 集積回路ヒューズおよびその製造方法
JP2012004499A (ja) 半導体装置およびその製造方法
JP4893050B2 (ja) ヒューズ素子の切断ないし高抵抗化方法
JP3254549B2 (ja) 半導体装置及びその製造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090325

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090325

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110825

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110830

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111025

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20111122

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120117

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120207

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120220

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150316

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4946133

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees