JP2006093694A5 - - Google Patents

Download PDF

Info

Publication number
JP2006093694A5
JP2006093694A5 JP2005257269A JP2005257269A JP2006093694A5 JP 2006093694 A5 JP2006093694 A5 JP 2006093694A5 JP 2005257269 A JP2005257269 A JP 2005257269A JP 2005257269 A JP2005257269 A JP 2005257269A JP 2006093694 A5 JP2006093694 A5 JP 2006093694A5
Authority
JP
Japan
Prior art keywords
region
buried
gate
source
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2005257269A
Other languages
English (en)
Japanese (ja)
Other versions
JP5116224B2 (ja
JP2006093694A (ja
Filing date
Publication date
Priority claimed from US10/711,450 external-priority patent/US7271453B2/en
Application filed filed Critical
Publication of JP2006093694A publication Critical patent/JP2006093694A/ja
Publication of JP2006093694A5 publication Critical patent/JP2006093694A5/ja
Application granted granted Critical
Publication of JP5116224B2 publication Critical patent/JP5116224B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2005257269A 2004-09-20 2005-09-06 Ｆｅｔにおける埋め込みバイアス・ウェル Expired - Fee Related JP5116224B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/711,450 US7271453B2 (en) 2004-09-20 2004-09-20 Buried biasing wells in FETS
US10/711,450 2004-09-20

Publications (3)

Publication Number Publication Date
JP2006093694A JP2006093694A (ja) 2006-04-06
JP2006093694A5 true JP2006093694A5 (enExample) 2008-09-18
JP5116224B2 JP5116224B2 (ja) 2013-01-09

Family

ID=36073039

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005257269A Expired - Fee Related JP5116224B2 (ja) 2004-09-20 2005-09-06 Ｆｅｔにおける埋め込みバイアス・ウェル

Country Status (3)

Country Link
US (2) US7271453B2 (enExample)
JP (1) JP5116224B2 (enExample)
CN (1) CN100448026C (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7091071B2 (en) * 2005-01-03 2006-08-15 Freescale Semiconductor, Inc. Semiconductor fabrication process including recessed source/drain regions in an SOI wafer
KR20090004147A (ko) * 2007-07-06 2009-01-12 삼성전자주식회사 반도체 소자 및 그 형성 방법
CN102254824B (zh) * 2010-05-20 2013-10-02 中国科学院微电子研究所 半导体器件及其形成方法
CN102479709B (zh) * 2010-11-24 2015-03-11 中芯国际集成电路制造(北京)有限公司 晶体管及其制作方法
CN102623337B (zh) * 2011-01-30 2014-12-03 中芯国际集成电路制造(北京)有限公司 晶体管及其制作方法
CN102693915B (zh) * 2011-03-22 2015-02-18 中芯国际集成电路制造(上海)有限公司 一种mos晶体管的制造方法
JP5915181B2 (ja) * 2011-04-05 2016-05-11 富士通セミコンダクター株式会社 半導体装置およびその製造方法
US8629016B1 (en) 2011-07-26 2014-01-14 Suvolta, Inc. Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer
US9070477B1 (en) 2012-12-12 2015-06-30 Mie Fujitsu Semiconductor Limited Bit interleaved low voltage static random access memory (SRAM) and related methods
WO2015042049A1 (en) 2013-09-17 2015-03-26 Wave Semiconductor, Inc. Multi-threshold circuitry based on silicon-on-insulator technology
WO2015152904A1 (en) 2014-04-01 2015-10-08 Empire Technology Development Llc Vertical transistor with flashover protection
US9406750B2 (en) 2014-11-19 2016-08-02 Empire Technology Development Llc Output capacitance reduction in power transistors
US11245020B2 (en) * 2017-01-04 2022-02-08 International Business Machines Corporation Gate-all-around field effect transistor having multiple threshold voltages
US10128347B2 (en) 2017-01-04 2018-11-13 International Business Machines Corporation Gate-all-around field effect transistor having multiple threshold voltages
CN110911407B (zh) * 2018-09-18 2025-03-28 长鑫存储技术有限公司 半导体器件及其形成方法
CN117529102B (zh) * 2024-01-03 2024-05-14 长鑫新桥存储技术有限公司 半导体结构及其制备方法

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0616559B2 (ja) * 1985-11-18 1994-03-02 日本電気株式会社 半導体装置の製造方法
US4885618A (en) * 1986-03-24 1989-12-05 General Motors Corporation Insulated gate FET having a buried insulating barrier
JP2537936B2 (ja) * 1986-04-23 1996-09-25 エイ・ティ・アンド・ティ・コーポレーション 半導体デバイスの製作プロセス
US4862232A (en) * 1986-09-22 1989-08-29 General Motors Corporation Transistor structure for high temperature logic circuits with insulation around source and drain regions
JP2817285B2 (ja) * 1989-11-29 1998-10-30 日本電気株式会社 電界効果型トランジスタ
US5290714A (en) * 1990-01-12 1994-03-01 Hitachi, Ltd. Method of forming semiconductor device including a CMOS structure having double-doped channel regions
US5250829A (en) * 1992-01-09 1993-10-05 International Business Machines Corporation Double well substrate plate trench DRAM cell array
KR960008735B1 (en) * 1993-04-29 1996-06-29 Samsung Electronics Co Ltd Mos transistor and the manufacturing method thereof
US6001676A (en) * 1995-05-29 1999-12-14 Matsushita Electronics Corporation Semiconductor integrated circuit apparatus and associated fabrication
US5598367A (en) * 1995-06-07 1997-01-28 International Business Machines Corporation Trench EPROM
US5731619A (en) * 1996-05-22 1998-03-24 International Business Machines Corporation CMOS structure with FETS having isolated wells with merged depletions and methods of making same
JP3060948B2 (ja) * 1996-06-03 2000-07-10 日本電気株式会社 半導体装置の製造方法
KR100226794B1 (ko) * 1996-06-10 1999-10-15 김영환 모스펫 제조방법
US5923067A (en) * 1997-04-04 1999-07-13 International Business Machines Corporation 3-D CMOS-on-SOI ESD structure and method
JPH118379A (ja) * 1997-06-16 1999-01-12 Toshiba Corp 半導体装置及びその製造方法
KR100272527B1 (ko) * 1998-02-04 2000-12-01 김영환 반도체 소자 및 그 제조방법
US6097242A (en) * 1998-02-26 2000-08-01 Micron Technology, Inc. Threshold voltage compensation circuits for low voltage and low power CMOS integrated circuits
KR100261170B1 (ko) * 1998-05-06 2000-07-01 김영환 반도체소자 및 그 제조방법
DE19853268C2 (de) * 1998-11-18 2002-04-11 Infineon Technologies Ag Feldeffektgesteuerter Transistor und Verfahren zu dessen Herstellung
DE19946201C1 (de) * 1999-09-27 2000-12-14 Infineon Technologies Ag Anordnung zur Spannungspufferung bei dynamischen Speichern in CMOS-Technologie
JP2001203348A (ja) * 2000-01-18 2001-07-27 Sharp Corp 半導体装置及びその製造方法
JP2003060199A (ja) * 2001-08-10 2003-02-28 Sanyo Electric Co Ltd 半導体装置とその製造方法
JP4044446B2 (ja) * 2002-02-19 2008-02-06 セイコーインスツル株式会社 半導体装置およびその製造方法
US6664598B1 (en) * 2002-09-05 2003-12-16 International Business Machines Corporation Polysilicon back-gated SOI MOSFET for dynamic threshold voltage control
US6867433B2 (en) * 2003-04-30 2005-03-15 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistors

Similar Documents

Publication Publication Date Title
US7253060B2 (en) Gate-all-around type of semiconductor device and method of fabricating the same
TWI593108B (zh) 帶有保護遮罩氧化物的分裂柵溝槽功率金屬氧化物半導體場效應電晶體
US8263444B2 (en) Methods of forming semiconductor-on-insulating (SOI) field effect transistors with body contacts
US20070200178A1 (en) Gate-all-around type of semiconductor device and method of fabricating the same
JP2006093694A5 (enExample)
US20180175166A1 (en) Method for producing a semiconductor device with self-aligned internal spacers
US8710549B2 (en) MOS device for eliminating floating body effects and self-heating effects
EP1291907A3 (en) Method of making high-voltage semiconductor devices
JP2013123077A (ja) フィンｆｅｔデバイスの構造およびその製造方法
US9337350B2 (en) Transistor with reduced parasitic capacitance and access resistance of the source and drain, and method of fabrication of the same
JP3692039B2 (ja) 電界効果制御型トランジスタの製造方法
KR100618827B1 (ko) ＦｉｎＦＥＴ을 포함하는 반도체 소자 및 그 제조방법
JP5116224B2 (ja) Ｆｅｔにおける埋め込みバイアス・ウェル
US6969659B1 (en) FinFETs (Fin Field Effect Transistors)
CN108231899B (zh) 一种soi体接触器件及其制作方法
JP2006527914A5 (enExample)
TW560066B (en) Method of manufacturing MOSEFT and structure thereof
KR20000056249A (ko) 기생커패시턴스를 줄일 수 있는 전계효과 트랜지스터 및 그 제조방법
KR100886708B1 (ko) Ｓｏｉ 소자 및 그의 제조방법
US7187022B2 (en) Semiconductor device having a multi-bridge-channel and method for fabricating the same
JP4178296B2 (ja) 半導体装置及びその製造方法
US6812522B2 (en) Lateral type power MOS transistor having trench gate formed on silicon-on-insulator (SOI) substrate
US7297577B2 (en) SOI SRAM device structure with increased W and full depletion
KR100833595B1 (ko) 돌기형 트랜지스터 및 그 제조방법
JP2004063918A (ja) 横型ｍｏｓトランジスタ