JP2004117344A - ビットストリームの遷移を調節する方法 - Google Patents
ビットストリームの遷移を調節する方法 Download PDFInfo
- Publication number
- JP2004117344A JP2004117344A JP2003311323A JP2003311323A JP2004117344A JP 2004117344 A JP2004117344 A JP 2004117344A JP 2003311323 A JP2003311323 A JP 2003311323A JP 2003311323 A JP2003311323 A JP 2003311323A JP 2004117344 A JP2004117344 A JP 2004117344A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- transition
- bit stream
- bitstream
- expected
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/3193—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault free response
- G01R31/31937—Timing aspects, e.g. measuring propagation delay
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
- G01R31/31926—Routing signals to or from the device under test [DUT], e.g. switch matrix, pin multiplexing
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Tests Of Electronic Circuits (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP02021145A EP1316808B1 (en) | 2002-09-24 | 2002-09-24 | Transition adjustment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2004117344A true JP2004117344A (ja) | 2004-04-15 |
| JP2004117344A5 JP2004117344A5 (enExample) | 2007-02-22 |
Family
ID=8185482
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003311323A Ceased JP2004117344A (ja) | 2002-09-24 | 2003-09-03 | ビットストリームの遷移を調節する方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US9103887B2 (enExample) |
| EP (1) | EP1316808B1 (enExample) |
| JP (1) | JP2004117344A (enExample) |
| CN (1) | CN1318853C (enExample) |
| DE (1) | DE60200289T2 (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPWO2007123055A1 (ja) * | 2006-04-20 | 2009-09-03 | 株式会社アドバンテスト | 試験装置、試験方法、ジッタフィルタ回路、及びジッタフィルタ方法 |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7526054B2 (en) * | 2005-03-04 | 2009-04-28 | Analog Devices, Inc. | Method, article, and apparatus for a dynamic phase delay compensator |
| US20090113245A1 (en) * | 2007-10-30 | 2009-04-30 | Teradyne, Inc. | Protocol aware digital channel apparatus |
| KR102458563B1 (ko) * | 2018-02-12 | 2022-10-28 | 한국전자통신연구원 | 백스캐터 통신을 사용한 통신 방법 및 통신 장치 |
| CN112104339B (zh) * | 2020-08-28 | 2021-06-01 | 电子科技大学 | 一种适用于含跳变边沿信号的平滑滤波方法 |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0862304A (ja) * | 1994-08-22 | 1996-03-08 | Advantest Corp | パターン発生器 |
| JPH097392A (ja) * | 1995-06-19 | 1997-01-10 | Advantest Corp | 半導体試験装置 |
| JPH11190759A (ja) * | 1998-10-09 | 1999-07-13 | Advantest Corp | 自動パターン同期回路及び同期方法 |
| WO1999040450A1 (fr) * | 1998-02-09 | 1999-08-12 | Advantest Corporation | Appareil pour l'essai de dispositif a semi-conducteur |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07123218B2 (ja) | 1986-05-16 | 1995-12-25 | 株式会社トプコン | 走査同期信号発生回路 |
| JPS6331212A (ja) | 1986-07-24 | 1988-02-09 | Nec Corp | 位相同期回路 |
| US4814879A (en) | 1987-08-07 | 1989-03-21 | Rca Licensing Corporation | Signal phase alignment circuitry |
| JP2527017B2 (ja) | 1988-11-22 | 1996-08-21 | ヤマハ株式会社 | デジタルフィルタ |
| US5272729A (en) * | 1991-09-20 | 1993-12-21 | International Business Machines Corporation | Clock signal latency elimination network |
| US5436937A (en) * | 1993-02-01 | 1995-07-25 | Motorola, Inc. | Multi-mode digital phase lock loop |
| US6100733A (en) * | 1998-06-09 | 2000-08-08 | Siemens Aktiengesellschaft | Clock latency compensation circuit for DDR timing |
| US6820234B2 (en) * | 1998-06-29 | 2004-11-16 | Acuid Limited | Skew calibration means and a method of skew calibration |
| US6181616B1 (en) * | 1998-09-03 | 2001-01-30 | Micron Technology, Inc. | Circuits and systems for realigning data output by semiconductor testers to packet-based devices under test |
| US6442223B1 (en) * | 1999-04-26 | 2002-08-27 | International Business Machines Corporation | Method and system for data transfer |
| US6993695B2 (en) * | 2001-06-06 | 2006-01-31 | Agilent Technologies, Inc. | Method and apparatus for testing digital devices using transition timestamps |
-
2002
- 2002-09-24 EP EP02021145A patent/EP1316808B1/en not_active Expired - Lifetime
- 2002-09-24 DE DE60200289T patent/DE60200289T2/de not_active Expired - Lifetime
-
2003
- 2003-05-28 US US10/446,568 patent/US9103887B2/en not_active Expired - Fee Related
- 2003-07-17 CN CNB031495958A patent/CN1318853C/zh not_active Expired - Fee Related
- 2003-09-03 JP JP2003311323A patent/JP2004117344A/ja not_active Ceased
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0862304A (ja) * | 1994-08-22 | 1996-03-08 | Advantest Corp | パターン発生器 |
| JPH097392A (ja) * | 1995-06-19 | 1997-01-10 | Advantest Corp | 半導体試験装置 |
| WO1999040450A1 (fr) * | 1998-02-09 | 1999-08-12 | Advantest Corporation | Appareil pour l'essai de dispositif a semi-conducteur |
| JPH11190759A (ja) * | 1998-10-09 | 1999-07-13 | Advantest Corp | 自動パターン同期回路及び同期方法 |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPWO2007123055A1 (ja) * | 2006-04-20 | 2009-09-03 | 株式会社アドバンテスト | 試験装置、試験方法、ジッタフィルタ回路、及びジッタフィルタ方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1318853C (zh) | 2007-05-30 |
| EP1316808B1 (en) | 2004-03-24 |
| US20040057541A1 (en) | 2004-03-25 |
| US9103887B2 (en) | 2015-08-11 |
| DE60200289D1 (de) | 2004-04-29 |
| DE60200289T2 (de) | 2005-02-17 |
| CN1485624A (zh) | 2004-03-31 |
| EP1316808A1 (en) | 2003-06-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7562244B2 (en) | Method for data signal transfer across different clock-domains | |
| US20090312874A1 (en) | Apparatus and Method for Providing Cooling to Multiple Components | |
| JPWO2006030904A1 (ja) | 半導体装置、及び通信制御方法 | |
| US7260166B2 (en) | Systems for synchronizing resets in multi-clock frequency applications | |
| JP2004117344A (ja) | ビットストリームの遷移を調節する方法 | |
| US10769038B2 (en) | Counter circuitry and methods including a master counter providing initialization data and fault detection data and wherein a threshold count difference of a fault detection count is dependent upon the fault detection data | |
| JP2018137694A (ja) | 半導体装置及びデータ同期方法 | |
| US6205192B1 (en) | Clock input control circuit | |
| US7248661B1 (en) | Data transfer between phase independent clock domains | |
| US6246971B1 (en) | Testing asynchronous circuits | |
| JP3704709B2 (ja) | データ再同期化装置 | |
| CN114077295A (zh) | 集成电路复位的方法和集成电路 | |
| JP3368572B2 (ja) | 周期発生装置 | |
| US7072821B1 (en) | Device and method for synchronizing an asynchronous signal in synthesis and simulation of a clocked circuit | |
| KR102849234B1 (ko) | 영상처리장치 내 디지털 필터 구현을 위한 가변모드 동기 생성장치 및 이를 이용한 가변모드 동기 생성방법 | |
| JP3414841B2 (ja) | 半導体試験装置用デバイス同期装置及びその同期方法 | |
| JP2008309696A (ja) | 半導体集積装置 | |
| CN113204503A (zh) | 一种数据同步输出方法及电路 | |
| JP3538163B2 (ja) | 非同期パルス信号取り込み回路 | |
| JP4750505B2 (ja) | クロック切り換え回路 | |
| JPH10311870A (ja) | タイミング発生器 | |
| CN118113644A (zh) | 在第一和第二数字域间传输控制信号的方法以及片上系统 | |
| JP3528770B2 (ja) | 同期化の異常検出機能を備えた同期化回路、半導体集積回路、及び情報処理装置 | |
| JPH0535501A (ja) | 割込み信号制御回路 | |
| JPH11202967A (ja) | 半導体集積回路及びクロックカウンタの同期方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060802 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061228 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20090209 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20090930 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20091013 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100104 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20101207 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110301 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110510 |
|
| A045 | Written measure of dismissal of application [lapsed due to lack of payment] |
Free format text: JAPANESE INTERMEDIATE CODE: A045 Effective date: 20110927 |