JP2002158302A5 - - Google Patents

Download PDF

Info

Publication number
JP2002158302A5
JP2002158302A5 JP2001284734A JP2001284734A JP2002158302A5 JP 2002158302 A5 JP2002158302 A5 JP 2002158302A5 JP 2001284734 A JP2001284734 A JP 2001284734A JP 2001284734 A JP2001284734 A JP 2001284734A JP 2002158302 A5 JP2002158302 A5 JP 2002158302A5
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2001284734A
Other versions
JP2002158302A (ja
JP5027365B2 (ja
Filing date
Publication date
Priority claimed from US09/916,555 external-priority patent/US6727545B2/en
Application filed filed Critical
Publication of JP2002158302A publication Critical patent/JP2002158302A/ja
Publication of JP2002158302A5 publication Critical patent/JP2002158302A5/ja
Application granted granted Critical
Publication of JP5027365B2 publication Critical patent/JP5027365B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

JP2001284734A 2000-09-20 2001-09-19 低抵抗ソース領域と高ソース結合を持つフローティングゲートメモリセルの半導体メモリアレイを形成する自己整合方法、及びそれにより作られたメモリアレイ Expired - Lifetime JP5027365B2 (ja)

Applications Claiming Priority (12)

Application Number Priority Date Filing Date Title
US23431400P 2000-09-20 2000-09-20
US60/234314 2000-09-20
US24209600P 2000-10-19 2000-10-19
US60/242096 2000-10-19
US26016701P 2001-01-05 2001-01-05
US60/260167 2001-01-05
US27551701P 2001-03-12 2001-03-12
US60/275517 2001-03-12
US28704701P 2001-04-26 2001-04-26
US60/287047 2001-04-26
US09/916555 2001-07-26
US09/916,555 US6727545B2 (en) 2000-09-20 2001-07-26 Semiconductor memory array of floating gate memory cells with low resistance source regions and high source coupling

Publications (3)

Publication Number Publication Date
JP2002158302A JP2002158302A (ja) 2002-05-31
JP2002158302A5 true JP2002158302A5 (ja) 2008-09-04
JP5027365B2 JP5027365B2 (ja) 2012-09-19

Family

ID=27559246

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001284734A Expired - Lifetime JP5027365B2 (ja) 2000-09-20 2001-09-19 低抵抗ソース領域と高ソース結合を持つフローティングゲートメモリセルの半導体メモリアレイを形成する自己整合方法、及びそれにより作られたメモリアレイ

Country Status (5)

Country Link
US (2) US6727545B2 (ja)
EP (1) EP1191586A2 (ja)
JP (1) JP5027365B2 (ja)
KR (1) KR100855885B1 (ja)
CN (1) CN1222992C (ja)

Families Citing this family (53)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100455379B1 (ko) * 2002-02-21 2004-11-06 삼성전자주식회사 플래시 메모리 장치의 제조방법
US6734055B1 (en) * 2002-11-15 2004-05-11 Taiwan Semiconductor Manufactoring Company Multi-level (4 state/2-bit) stacked gate flash memory cell
KR100823694B1 (ko) * 2002-11-21 2008-04-21 삼성전자주식회사 불휘발성 메모리 장치의 플로팅 게이트 구조물의 형성 방법
KR100481871B1 (ko) * 2002-12-20 2005-04-11 삼성전자주식회사 플로팅 게이트를 갖는 비휘발성 기억 셀 및 그 형성방법
US6706599B1 (en) * 2003-03-20 2004-03-16 Motorola, Inc. Multi-bit non-volatile memory device and method therefor
US7183163B2 (en) * 2003-04-07 2007-02-27 Silicon Storage Technology, Inc. Method of manufacturing an isolation-less, contact-less array of bi-directional read/program non-volatile floating gate memory cells with independent controllable control gates
US7613041B2 (en) * 2003-06-06 2009-11-03 Chih-Hsin Wang Methods for operating semiconductor device and semiconductor memory device
US7550800B2 (en) * 2003-06-06 2009-06-23 Chih-Hsin Wang Method and apparatus transporting charges in semiconductor device and semiconductor memory device
US7759719B2 (en) * 2004-07-01 2010-07-20 Chih-Hsin Wang Electrically alterable memory cell
US7105406B2 (en) * 2003-06-20 2006-09-12 Sandisk Corporation Self aligned non-volatile memory cell and process for fabrication
US7009244B2 (en) * 2003-07-02 2006-03-07 Integrated Memory Technologies, Inc. Scalable flash EEPROM memory cell with notched floating gate and graded source region
US6890821B2 (en) 2003-07-11 2005-05-10 Taiwan Semiconductor Manufacturing Co., Ltd. Method and system for forming source regions in memory devices
US6911704B2 (en) * 2003-10-14 2005-06-28 Advanced Micro Devices, Inc. Memory cell array with staggered local inter-connect structure
US6960506B2 (en) * 2003-11-13 2005-11-01 Macronix International Co., Ltd. Method of fabricating a memory device having a self-aligned contact
DE10356285A1 (de) * 2003-11-28 2005-06-30 Infineon Technologies Ag Integrierter Halbleiterspeicher und Verfahren zum Herstellen eines integrierten Halbleiterspeichers
KR100526478B1 (ko) * 2003-12-31 2005-11-08 동부아남반도체 주식회사 반도체 소자 및 그 제조방법
US7315056B2 (en) 2004-06-07 2008-01-01 Silicon Storage Technology, Inc. Semiconductor memory array of floating gate memory cells with program/erase and select gates
US20080203464A1 (en) * 2004-07-01 2008-08-28 Chih-Hsin Wang Electrically alterable non-volatile memory and array
JP2006032950A (ja) * 2004-07-12 2006-02-02 Samsung Electronics Co Ltd メモリ素子及びその形成方法
KR100591768B1 (ko) * 2004-07-12 2006-06-26 삼성전자주식회사 메모리 소자들 및 그 형성 방법들
JP2006093707A (ja) * 2004-09-22 2006-04-06 Samsung Electronics Co Ltd 半導体素子及びその製造方法
KR100621553B1 (ko) 2004-09-22 2006-09-19 삼성전자주식회사 비휘발성 메모리 소자 및 그 제조방법
KR100598047B1 (ko) * 2004-09-30 2006-07-07 삼성전자주식회사 비휘발성 메모리 소자 및 그 제조 방법
KR100645063B1 (ko) * 2005-03-14 2006-11-10 삼성전자주식회사 비휘발성 기억장치 및 그 제조방법
US7411244B2 (en) * 2005-06-28 2008-08-12 Chih-Hsin Wang Low power electrically alterable nonvolatile memory cells and arrays
US7265013B2 (en) * 2005-09-19 2007-09-04 International Business Machines Corporation Sidewall image transfer (SIT) technologies
CN100446186C (zh) * 2006-10-09 2008-12-24 上海华虹Nec电子有限公司 用于分栅结构闪存的浮栅制作方法
US8138524B2 (en) 2006-11-01 2012-03-20 Silicon Storage Technology, Inc. Self-aligned method of forming a semiconductor memory array of floating memory cells with source side erase, and a memory array made thereby
US7641226B2 (en) * 2006-11-01 2010-01-05 Autoliv Development Ab Side airbag module with an internal guide fin
US8072023B1 (en) 2007-11-12 2011-12-06 Marvell International Ltd. Isolation for non-volatile memory cell array
US8120088B1 (en) 2007-12-07 2012-02-21 Marvell International Ltd. Non-volatile memory cell and array
CN101777519B (zh) * 2010-01-12 2013-09-25 上海宏力半导体制造有限公司 分栅型非易失性存储器及其制造方法
CN101770991B (zh) * 2010-01-12 2013-12-04 上海宏力半导体制造有限公司 分栅型埋入式浮栅的非易失性存储器及其制造方法
DE102011000818A1 (de) * 2011-02-18 2012-08-23 United Monolithic Semiconductors Gmbh Verfahren zur Herstellung eines Halbleiterbauelements
US8711636B2 (en) 2011-05-13 2014-04-29 Silicon Storage Technology, Inc. Method of operating a split gate flash memory cell with coupling gate
CN103579362B (zh) * 2012-07-30 2018-03-27 联华电子股份有限公司 半导体装置及其制作方法
US20140110777A1 (en) 2012-10-18 2014-04-24 United Microelectronics Corp. Trench gate metal oxide semiconductor field effect transistor and fabricating method thereof
CN102983080B (zh) * 2012-12-26 2017-02-08 上海华虹宏力半导体制造有限公司 改进分栅存储器的擦除及编程性能的方法
US9379121B1 (en) * 2015-01-05 2016-06-28 Silicon Storage Technology, Inc. Split gate non-volatile flash memory cell having metal gates and method of making same
US10141321B2 (en) * 2015-10-21 2018-11-27 Silicon Storage Technology, Inc. Method of forming flash memory with separate wordline and erase gates
CN107305892B (zh) * 2016-04-20 2020-10-02 硅存储技术公司 使用两个多晶硅沉积步骤来形成三栅极非易失性闪存单元对的方法
CN110021602B (zh) 2018-01-05 2023-04-07 硅存储技术公司 在专用沟槽中具有浮栅的非易失性存储器单元
CN110010606B (zh) 2018-01-05 2023-04-07 硅存储技术公司 衬底沟槽中具有浮栅的双位非易失性存储器单元
US10418451B1 (en) 2018-05-09 2019-09-17 Silicon Storage Technology, Inc. Split-gate flash memory cell with varying insulation gate oxides, and method of forming same
US10838652B2 (en) 2018-08-24 2020-11-17 Silicon Storage Technology, Inc. Programming of memory cell having gate capacitively coupled to floating gate
US10998325B2 (en) 2018-12-03 2021-05-04 Silicon Storage Technology, Inc. Memory cell with floating gate, coupling gate and erase gate, and method of making same
CN112185970B (zh) * 2019-07-02 2024-05-28 硅存储技术公司 形成分裂栅存储器单元的方法
CN112185815A (zh) 2019-07-04 2021-01-05 硅存储技术公司 形成具有间隔物限定的浮栅和离散地形成的多晶硅栅的分裂栅闪存存储器单元的方法
US10991433B2 (en) 2019-09-03 2021-04-27 Silicon Storage Technology, Inc. Method of improving read current stability in analog non-volatile memory by limiting time gap between erase and program
US11309042B2 (en) 2020-06-29 2022-04-19 Silicon Storage Technology, Inc. Method of improving read current stability in analog non-volatile memory by program adjustment for memory cells exhibiting random telegraph noise
CN113327926B (zh) * 2021-05-27 2023-07-04 福建省晋华集成电路有限公司 动态随机存取存储器及其制作方法
US11769558B2 (en) 2021-06-08 2023-09-26 Silicon Storage Technology, Inc. Method of reducing random telegraph noise in non-volatile memory by grouping and screening memory cells
CN113611745B (zh) * 2021-07-30 2024-05-14 上海华虹宏力半导体制造有限公司 半导体器件的制造方法

Family Cites Families (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5808328A (en) 1977-02-21 1998-09-15 Zaidan Hojin Handotai Kenkyu Shinkokai High-speed and high-density semiconductor memory
US4757360A (en) 1983-07-06 1988-07-12 Rca Corporation Floating gate memory device with facing asperities on floating and control gates
US4947221A (en) 1985-11-29 1990-08-07 General Electric Company Memory cell for a dense EPROM
IT1191566B (it) 1986-06-27 1988-03-23 Sgs Microelettronica Spa Dispositivo di memoria non labile a semiconduttore del tipo a porta non connessa (floating gate) alterabile elettricamente con area di tunnel ridotta e procedimento di fabbricazione
US4794565A (en) 1986-09-15 1988-12-27 The Regents Of The University Of California Electrically programmable memory device employing source side injection
KR910000139B1 (ko) 1986-10-27 1991-01-21 가부시키가이샤 도시바 불휘발성 반도체기억장치
US5268319A (en) 1988-06-08 1993-12-07 Eliyahou Harari Highly compact EPROM and flash EEPROM devices
JP2600301B2 (ja) 1988-06-28 1997-04-16 三菱電機株式会社 半導体記憶装置およびその製造方法
US5051793A (en) 1989-03-27 1991-09-24 Ict International Cmos Technology, Inc. Coplanar flash EPROM cell and method of making same
KR940006094B1 (ko) 1989-08-17 1994-07-06 삼성전자 주식회사 불휘발성 반도체 기억장치 및 그 제조방법
US5572054A (en) * 1990-01-22 1996-11-05 Silicon Storage Technology, Inc. Method of operating a single transistor non-volatile electrically alterable semiconductor memory device
US5029130A (en) 1990-01-22 1991-07-02 Silicon Storage Technology, Inc. Single transistor non-valatile electrically alterable semiconductor memory device
US5021848A (en) 1990-03-13 1991-06-04 Chiu Te Long Electrically-erasable and electrically-programmable memory storage devices with self aligned tunnel dielectric area and the method of fabricating thereof
JP3854629B2 (ja) * 1991-04-09 2006-12-06 シリコン・ストーリッジ・テクノロジー・インク メモリーアレイ装置、メモリーセル装置及びそのプログラミング方法
US5211547A (en) * 1991-06-17 1993-05-18 Ford Motor Company Fuel pump and fuel sender assembly
JP2815495B2 (ja) 1991-07-08 1998-10-27 ローム株式会社 半導体記憶装置
US5544103A (en) 1992-03-03 1996-08-06 Xicor, Inc. Compact page-erasable eeprom non-volatile memory
WO1996017384A1 (en) * 1994-11-28 1996-06-06 National Semiconductor Corporation High density contactless flash eprom array using channel erase
JP3133667B2 (ja) 1995-02-23 2001-02-13 三洋電機株式会社 スプリットゲート型トランジスタ、スプリットゲート型トランジスタの製造方法、不揮発性半導体メモリ
US5780892A (en) 1995-03-21 1998-07-14 Winbond Electronics Corporation Flash E2 PROM cell structure with poly floating and control gates
KR0144906B1 (ko) 1995-03-31 1998-07-01 김광호 불휘발성 메모리 소자 및 그 제조방법
US5597751A (en) 1995-12-20 1997-01-28 Winbond Electronics Corp. Single-side oxide sealed salicide process for EPROMs
US5814853A (en) 1996-01-22 1998-09-29 Advanced Micro Devices, Inc. Sourceless floating gate memory device and method of storing data
JP3081543B2 (ja) * 1996-03-29 2000-08-28 三洋電機株式会社 スプリットゲート型トランジスタ、スプリットゲート型トランジスタの製造方法、不揮発性半導体メモリ
JP3342338B2 (ja) * 1996-07-22 2002-11-05 三洋電機株式会社 不揮発性半導体記憶装置の製造方法
US5780341A (en) 1996-12-06 1998-07-14 Halo Lsi Design & Device Technology, Inc. Low voltage EEPROM/NVRAM transistors and making method
US6211547B1 (en) * 1997-11-24 2001-04-03 Winbond Electronics Corporation Semiconductor memory array with buried drain lines and processing methods therefor
US6140182A (en) 1999-02-23 2000-10-31 Actrans System Inc. Nonvolatile memory with self-aligned floating gate and fabrication process
US6091104A (en) 1999-03-24 2000-07-18 Chen; Chiou-Feng Flash memory cell with self-aligned gates and fabrication process
US6103573A (en) 1999-06-30 2000-08-15 Sandisk Corporation Processing techniques for making a dual floating gate EEPROM cell array
US6222227B1 (en) 1999-08-09 2001-04-24 Actrans System Inc. Memory cell with self-aligned floating gate and separate select gate, and fabrication process
US6525371B2 (en) * 1999-09-22 2003-02-25 International Business Machines Corporation Self-aligned non-volatile random access memory cell and process to make the same
US6329685B1 (en) * 1999-09-22 2001-12-11 Silicon Storage Technology, Inc. Self aligned method of forming a semiconductor memory array of floating gate memory cells and a memory array made thereby

Similar Documents

Publication Publication Date Title
BE2022C502I2 (ja)
BE2017C056I2 (ja)
BE2017C051I2 (ja)
BE2017C032I2 (ja)
BE2016C051I2 (ja)
BE2015C046I2 (ja)
BE2014C052I2 (ja)
BE2014C036I2 (ja)
BE2014C026I2 (ja)
BE2014C004I2 (ja)
BE2014C006I2 (ja)
BE2017C050I2 (ja)
BE2007C047I2 (ja)
AU2002307149A8 (ja)
JP2002158302A5 (ja)
BRPI0204884A2 (ja)
CH1379220H1 (ja)
BE2016C021I2 (ja)
BE2017C059I2 (ja)
JP2002239096A5 (ja)
JP2002090546A5 (ja)
JP2002024315A5 (ja)
BRPI0101486B8 (ja)
AU2000280389A8 (ja)
JP2001298178A5 (ja)