JP2002056673A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2002056673A5 JP2002056673A5 JP2000239598A JP2000239598A JP2002056673A5 JP 2002056673 A5 JP2002056673 A5 JP 2002056673A5 JP 2000239598 A JP2000239598 A JP 2000239598A JP 2000239598 A JP2000239598 A JP 2000239598A JP 2002056673 A5 JP2002056673 A5 JP 2002056673A5
- Authority
- JP
- Japan
- Prior art keywords
- current supply
- forced current
- control circuit
- forced
- period
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000004913 activation Effects 0.000 description 4
- 230000003213 activating effect Effects 0.000 description 2
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000239598A JP4959046B2 (ja) | 2000-08-08 | 2000-08-08 | 半導体記憶装置 |
| US09/784,136 US6404178B2 (en) | 2000-08-08 | 2001-02-16 | Power supply circuit capable of supplying a stable power supply potential even to a load consuming rapidly changing current |
| US10/157,184 US6614707B2 (en) | 2000-08-08 | 2002-05-30 | Power supply circuit stably supplying power supply potential even to load consuming rapidly changing current and semiconductor memory device with same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000239598A JP4959046B2 (ja) | 2000-08-08 | 2000-08-08 | 半導体記憶装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2002056673A JP2002056673A (ja) | 2002-02-22 |
| JP2002056673A5 true JP2002056673A5 (enExample) | 2007-08-16 |
| JP4959046B2 JP4959046B2 (ja) | 2012-06-20 |
Family
ID=18731109
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000239598A Expired - Fee Related JP4959046B2 (ja) | 2000-08-08 | 2000-08-08 | 半導体記憶装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (2) | US6404178B2 (enExample) |
| JP (1) | JP4959046B2 (enExample) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6401167B1 (en) * | 1997-10-10 | 2002-06-04 | Rambus Incorporated | High performance cost optimized memory |
| WO1999019805A1 (en) | 1997-10-10 | 1999-04-22 | Rambus Incorporated | Method and apparatus for two step memory write operations |
| US6879534B2 (en) * | 2002-11-01 | 2005-04-12 | Hewlett-Packard Development Company, L.P. | Method and system for minimizing differential amplifier power supply sensitivity |
| DE10324611A1 (de) * | 2003-05-30 | 2004-12-30 | Infineon Technologies Ag | Integrierter Halbleiterspeicher und Verfahren zur Reduzierung von Leckströmen in einem Halbleiterspeicher |
| KR100626367B1 (ko) * | 2003-10-02 | 2006-09-20 | 삼성전자주식회사 | 내부전압 발생장치 |
| WO2005120025A1 (en) * | 2004-06-04 | 2005-12-15 | Hanwool Information Tech. Co., Ltd. | El sheet and dome keypad using the same |
| JP4354360B2 (ja) * | 2004-07-26 | 2009-10-28 | Okiセミコンダクタ株式会社 | 降圧電源装置 |
| JP4572779B2 (ja) * | 2005-09-07 | 2010-11-04 | 株式会社デンソー | 電源回路 |
| JP4556812B2 (ja) * | 2005-09-07 | 2010-10-06 | 株式会社デンソー | 電源回路 |
| JP4937078B2 (ja) * | 2007-10-22 | 2012-05-23 | 株式会社東芝 | 定電圧電源回路 |
| JP5128400B2 (ja) * | 2008-07-18 | 2013-01-23 | ルネサスエレクトロニクス株式会社 | 電流駆動回路 |
| JP4912431B2 (ja) * | 2009-06-17 | 2012-04-11 | ラピスセミコンダクタ株式会社 | 降圧電源装置 |
| JP5566252B2 (ja) * | 2010-10-13 | 2014-08-06 | ラピスセミコンダクタ株式会社 | 半導体メモリ |
| CN102411393B (zh) * | 2011-11-02 | 2013-10-02 | 四川和芯微电子股份有限公司 | 基准电流源电路及系统 |
| JP5733771B2 (ja) * | 2014-06-17 | 2015-06-10 | ラピスセミコンダクタ株式会社 | 半導体メモリ |
| KR20190130869A (ko) * | 2018-05-15 | 2019-11-25 | 에스케이하이닉스 주식회사 | 메모리 장치 및 이를 포함하는 메모리 시스템 |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2883625B2 (ja) * | 1989-03-30 | 1999-04-19 | 株式会社東芝 | Mos型充電回路 |
| KR930006228B1 (ko) * | 1990-07-20 | 1993-07-09 | 삼성전자 주식회사 | 신호지연회로 |
| JP2851767B2 (ja) * | 1992-10-15 | 1999-01-27 | 三菱電機株式会社 | 電圧供給回路および内部降圧回路 |
| JP2925422B2 (ja) | 1993-03-12 | 1999-07-28 | 株式会社東芝 | 半導体集積回路 |
| JP3569310B2 (ja) * | 1993-10-14 | 2004-09-22 | 株式会社ルネサステクノロジ | 半導体記憶装置 |
| JP3705842B2 (ja) * | 1994-08-04 | 2005-10-12 | 株式会社ルネサステクノロジ | 半導体装置 |
| JPH08153388A (ja) * | 1994-11-28 | 1996-06-11 | Mitsubishi Electric Corp | 半導体記憶装置 |
| JPH09147557A (ja) * | 1995-11-17 | 1997-06-06 | Mitsubishi Electric Corp | 半導体記憶装置および半導体装置 |
| JPH11144465A (ja) * | 1997-11-10 | 1999-05-28 | Texas Instr Japan Ltd | 半導体記憶装置 |
| JP2000011649A (ja) * | 1998-06-26 | 2000-01-14 | Mitsubishi Electric Corp | 半導体装置 |
| JP2000228084A (ja) * | 1999-02-05 | 2000-08-15 | Mitsubishi Electric Corp | 電圧発生回路 |
-
2000
- 2000-08-08 JP JP2000239598A patent/JP4959046B2/ja not_active Expired - Fee Related
-
2001
- 2001-02-16 US US09/784,136 patent/US6404178B2/en not_active Expired - Fee Related
-
2002
- 2002-05-30 US US10/157,184 patent/US6614707B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2002056673A5 (enExample) | ||
| US4812679A (en) | Power-on reset circuit | |
| JP3945791B2 (ja) | 半導体装置のパワーアップ検出回路 | |
| JP2772522B2 (ja) | パワーオン信号発生回路 | |
| JP2000306382A5 (enExample) | ||
| JPH0419897A (ja) | ブートストラップ回路 | |
| JPS55115729A (en) | Mos transistor circuit | |
| KR960025746A (ko) | 반도체 메모리장치의 전원승압회로 | |
| JPH05304722A (ja) | 電力保持型集積回路 | |
| KR960025732A (ko) | 동작전류 소모를 줄인 반도체 메모리 소자 | |
| KR100528789B1 (ko) | 셀프 리프래쉬 모드 진입을 위한 클럭 인에이블 버퍼 | |
| JP3504961B2 (ja) | 半導体メモリ素子のエネーブル信号クランプ回路 | |
| JP2904276B2 (ja) | 半導体集積回路装置 | |
| JPH08241590A (ja) | 低電力形の直流電圧発生回路 | |
| JPH01241089A (ja) | スタティック型ランダムアクセスメモリ | |
| JP3687477B2 (ja) | パワーオンリセット回路 | |
| JP3779403B2 (ja) | 半導体メモリ装置の電圧昇圧回路 | |
| US6075726A (en) | High speed sensing circuit for a memory device | |
| KR970063257A (ko) | 안정된 비트라인 프리차지용 전압 발생기 | |
| JP2608368B2 (ja) | 電子装置 | |
| KR0172432B1 (ko) | 전기적 퓨우즈 컷팅시 신뢰도 향상을 위한 반도체 메모리 장치 | |
| JP2583948B2 (ja) | 昇圧回路 | |
| JPH1186542A5 (enExample) | ||
| KR100230414B1 (ko) | 승압전압 회로를 갖는 반도체 메모리 장치 및 그 승압 방법 | |
| KR970003935A (ko) | 논리 및 레벨 변환 회로 및 반도체 장치 |