JP2000036190A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2000036190A5 JP2000036190A5 JP1998203456A JP20345698A JP2000036190A5 JP 2000036190 A5 JP2000036190 A5 JP 2000036190A5 JP 1998203456 A JP1998203456 A JP 1998203456A JP 20345698 A JP20345698 A JP 20345698A JP 2000036190 A5 JP2000036190 A5 JP 2000036190A5
- Authority
- JP
- Japan
- Prior art keywords
- power supply
- precharge
- circuit
- precharge power
- supply line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims 16
- 239000003990 capacitor Substances 0.000 claims 1
- 238000007599 discharging Methods 0.000 claims 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims 1
- 230000001360 synchronised effect Effects 0.000 claims 1
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10203456A JP2000036190A (ja) | 1998-07-17 | 1998-07-17 | 半導体装置 |
| US09/353,856 US6081468A (en) | 1998-07-17 | 1999-07-15 | Semiconductor device |
| TW088112110A TW436787B (en) | 1998-07-17 | 1999-07-16 | Semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10203456A JP2000036190A (ja) | 1998-07-17 | 1998-07-17 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2000036190A JP2000036190A (ja) | 2000-02-02 |
| JP2000036190A5 true JP2000036190A5 (enExample) | 2005-04-28 |
Family
ID=16474434
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10203456A Pending JP2000036190A (ja) | 1998-07-17 | 1998-07-17 | 半導体装置 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US6081468A (enExample) |
| JP (1) | JP2000036190A (enExample) |
| TW (1) | TW436787B (enExample) |
Families Citing this family (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000195262A (ja) * | 1998-12-25 | 2000-07-14 | Internatl Business Mach Corp <Ibm> | Sdram及びsdramのデ―タ・アクセス方法 |
| KR100381968B1 (ko) * | 1998-12-30 | 2004-03-24 | 주식회사 하이닉스반도체 | 고속동작용디램 |
| KR100326085B1 (ko) * | 2000-02-24 | 2002-03-07 | 윤종용 | 반도체 메모리 장치의 자동 프리차지 제어신호 발생회로및 자동 프리차지 제어방법 |
| US6532185B2 (en) | 2001-02-23 | 2003-03-11 | International Business Machines Corporation | Distribution of bank accesses in a multiple bank DRAM used as a data buffer |
| US6590822B2 (en) * | 2001-05-07 | 2003-07-08 | Samsung Electronics Co., Ltd. | System and method for performing partial array self-refresh operation in a semiconductor memory device |
| JP3753972B2 (ja) * | 2001-11-20 | 2006-03-08 | 松下電器産業株式会社 | 半導体記憶装置 |
| US6728159B2 (en) * | 2001-12-21 | 2004-04-27 | International Business Machines Corporation | Flexible multibanking interface for embedded memory applications |
| KR100605606B1 (ko) * | 2003-05-29 | 2006-07-28 | 주식회사 하이닉스반도체 | 반도체 메모리 장치의 동기식 셀프 리프레쉬 제어 방법 및제어 회로 |
| JP2007265552A (ja) * | 2006-03-29 | 2007-10-11 | Matsushita Electric Ind Co Ltd | 半導体記憶装置 |
| KR100825022B1 (ko) * | 2006-08-31 | 2008-04-24 | 주식회사 하이닉스반도체 | 반도체 메모리 장치 및 그 구동방법 |
| US7986577B2 (en) * | 2007-03-19 | 2011-07-26 | Hynix Semiconductor Inc. | Precharge voltage supplying circuit |
| ITMI20082344A1 (it) * | 2008-12-30 | 2010-06-30 | St Microelectronics Srl | Metodo per indicizzare piastrine comprendenti circuiti integrati |
| WO2012153697A1 (en) * | 2011-05-06 | 2012-11-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor memory device |
| JP6353668B2 (ja) * | 2014-03-03 | 2018-07-04 | ルネサスエレクトロニクス株式会社 | 半導体記憶装置 |
| KR102529187B1 (ko) * | 2016-03-31 | 2023-05-04 | 삼성전자주식회사 | 복수의 통신 규격들을 지원하는 수신 인터페이스 회로 및 이를 포함하는 메모리 시스템 |
| KR102475458B1 (ko) * | 2016-05-30 | 2022-12-08 | 에스케이하이닉스 주식회사 | 파워 온 리셋 회로 및 이를 포함하는 반도체 메모리 장치 |
| US10304522B2 (en) | 2017-01-31 | 2019-05-28 | International Business Machines Corporation | Method for low power operation and test using DRAM device |
| US9916890B1 (en) | 2017-02-21 | 2018-03-13 | International Business Machines Corporation | Predicting data correlation using multivalued logical outputs in static random access memory (SRAM) storage cells |
| US10663502B2 (en) | 2017-06-02 | 2020-05-26 | International Business Machines Corporation | Real time cognitive monitoring of correlations between variables |
| US10598710B2 (en) | 2017-06-02 | 2020-03-24 | International Business Machines Corporation | Cognitive analysis using applied analog circuits |
| US10037792B1 (en) | 2017-06-02 | 2018-07-31 | International Business Machines Corporation | Optimizing data approximation analysis using low power circuitry |
| US11526768B2 (en) | 2017-06-02 | 2022-12-13 | International Business Machines Corporation | Real time cognitive reasoning using a circuit with varying confidence level alerts |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0594694A (ja) * | 1991-10-01 | 1993-04-16 | Matsushita Electron Corp | プリチヤージ回路 |
| KR0158027B1 (ko) * | 1993-12-29 | 1999-02-01 | 모리시다 요이치 | 반도체집적회로 |
| JP3241280B2 (ja) * | 1996-11-19 | 2001-12-25 | 株式会社東芝 | ダイナミック型半導体記憶装置 |
| JP3895838B2 (ja) * | 1997-09-10 | 2007-03-22 | 株式会社ルネサステクノロジ | 半導体記憶装置 |
-
1998
- 1998-07-17 JP JP10203456A patent/JP2000036190A/ja active Pending
-
1999
- 1999-07-15 US US09/353,856 patent/US6081468A/en not_active Expired - Lifetime
- 1999-07-16 TW TW088112110A patent/TW436787B/zh not_active IP Right Cessation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2000036190A5 (enExample) | ||
| US6381188B1 (en) | DRAM capable of selectively performing self-refresh operation for memory bank | |
| TW548660B (en) | Super low-power generator system for embedded applications | |
| US4616346A (en) | Random access memory capable of varying a frequency in active and standby modes | |
| TW525161B (en) | Semiconductor device having early operation high voltage generator and high voltage supplying method therefore | |
| JP2001256775A5 (enExample) | ||
| US8116161B2 (en) | System and method for refreshing a DRAM device | |
| KR940001163A (ko) | 셀프-리프레쉬 기능을 테스트하는데 요구되는 시간을 단축하는데 적합한 다이나믹 랜덤 액세스 메모리 장치 | |
| KR100591759B1 (ko) | 반도체 메모리의 전원 공급장치 | |
| JP4122211B2 (ja) | 制御装置及びメモリ装置並びにその制御方法 | |
| KR100549345B1 (ko) | 고전압 공급 회로 및 고전압 공급 방법 | |
| US7042774B2 (en) | Semiconductor memory device to supply stable high voltage during auto-refresh operation and method therefor | |
| US7158427B2 (en) | Semiconductor memory device | |
| US5881000A (en) | Semiconductor memory device having booster supplying step-up voltage exclusively to output circuit for burst | |
| KR100798764B1 (ko) | 반도체 메모리 소자 및 그 내부 전압 생성 방법 | |
| US6950363B2 (en) | Semiconductor memory device | |
| JP4086368B2 (ja) | 半導体装置 | |
| KR100608373B1 (ko) | 메모리 장치의 내부전압 제어 방법 | |
| US6404688B2 (en) | Semiconductor memory device having a self-refresh operation | |
| KR100906647B1 (ko) | 전력 소비를 줄일 수 있는 반도체 메모리 장치 | |
| JPH1064260A (ja) | 漏洩電流を減少させたディラム | |
| KR940003837B1 (ko) | 기판 전압 발생회로의 구동방법 | |
| KR100701705B1 (ko) | 반도체 메모리 장치의 셀프 리프레쉬 제어 회로 | |
| KR100656425B1 (ko) | 반도체 메모리의 리프레쉬 제어장치 및 방법 | |
| KR100557534B1 (ko) | 내부 전원 전압 제어 장치 및 그 제어방법 |