JP2000030448A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2000030448A5 JP2000030448A5 JP1998200655A JP20065598A JP2000030448A5 JP 2000030448 A5 JP2000030448 A5 JP 2000030448A5 JP 1998200655 A JP1998200655 A JP 1998200655A JP 20065598 A JP20065598 A JP 20065598A JP 2000030448 A5 JP2000030448 A5 JP 2000030448A5
- Authority
- JP
- Japan
- Prior art keywords
- signal
- pulse
- circuit
- rxt
- pulse generation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000001934 delay Effects 0.000 description 5
- 230000004913 activation Effects 0.000 description 4
- 238000001514 detection method Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 238000003708 edge detection Methods 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
Images
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10200655A JP2000030448A (ja) | 1998-07-15 | 1998-07-15 | 同期型半導体記憶装置 |
| US09/225,450 US6052331A (en) | 1998-07-15 | 1999-01-06 | Synchronous semiconductor device allowing reduction in chip area by sharing delay circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10200655A JP2000030448A (ja) | 1998-07-15 | 1998-07-15 | 同期型半導体記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2000030448A JP2000030448A (ja) | 2000-01-28 |
| JP2000030448A5 true JP2000030448A5 (enExample) | 2005-10-20 |
Family
ID=16428029
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10200655A Pending JP2000030448A (ja) | 1998-07-15 | 1998-07-15 | 同期型半導体記憶装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6052331A (enExample) |
| JP (1) | JP2000030448A (enExample) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000067577A (ja) | 1998-06-10 | 2000-03-03 | Mitsubishi Electric Corp | 同期型半導体記憶装置 |
| JP2001067866A (ja) | 1999-08-30 | 2001-03-16 | Mitsubishi Electric Corp | 同期型半導体記憶装置 |
| KR100336787B1 (ko) * | 2000-01-07 | 2002-05-16 | 박종섭 | 배선을 줄일 수 있는 반도체 메모리 회로 배치 |
| KR100387719B1 (ko) * | 2000-12-29 | 2003-06-18 | 주식회사 하이닉스반도체 | 반도체 메모리 장치 및 그의 메모리 셀 블록 활성화 제어방법 |
| US6661721B2 (en) * | 2001-12-13 | 2003-12-09 | Infineon Technologies Ag | Systems and methods for executing precharge commands using posted precharge in integrated circuit memory devices with memory banks each including local precharge control circuits |
| KR20030057949A (ko) * | 2001-12-29 | 2003-07-07 | 삼성전자주식회사 | 정밀한 동작점 설정이 가능한 입출력 감지 증폭기를구비하는 동기식 디램 반도체 장치 |
| DE10319158A1 (de) * | 2003-04-29 | 2004-11-25 | Infineon Technologies Ag | Vorrichtung zum flexiblen Deaktivieren von Wortleitungen von dynamischen Speicherbausteinen und Verfahren hierfür |
| JP4777807B2 (ja) * | 2006-03-29 | 2011-09-21 | エルピーダメモリ株式会社 | 積層メモリ |
| US7752364B2 (en) * | 2006-12-06 | 2010-07-06 | Mosaid Technologies Incorporated | Apparatus and method for communicating with semiconductor devices of a serial interconnection |
| US7865756B2 (en) * | 2007-03-12 | 2011-01-04 | Mosaid Technologies Incorporated | Methods and apparatus for clock signal synchronization in a configuration of series-connected semiconductor devices |
| WO2009062280A1 (en) * | 2007-11-15 | 2009-05-22 | Mosaid Technologies Incorporated | Methods and systems for failure isolation and data recovery in a configuration of series-connected semiconductor devices |
| US8781053B2 (en) * | 2007-12-14 | 2014-07-15 | Conversant Intellectual Property Management Incorporated | Clock reproducing and timing method in a system having a plurality of devices |
| US8467486B2 (en) * | 2007-12-14 | 2013-06-18 | Mosaid Technologies Incorporated | Memory controller with flexible data alignment to clock |
| US8145925B2 (en) * | 2007-12-21 | 2012-03-27 | Mosaid Technologies Incorporated | Non-volatile semiconductor memory device with power saving feature |
| US8291248B2 (en) | 2007-12-21 | 2012-10-16 | Mosaid Technologies Incorporated | Non-volatile semiconductor memory device with power saving feature |
| JP2013097843A (ja) | 2011-11-02 | 2013-05-20 | Toshiba Corp | 半導体記憶装置 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5384745A (en) * | 1992-04-27 | 1995-01-24 | Mitsubishi Denki Kabushiki Kaisha | Synchronous semiconductor memory device |
| US5384726A (en) * | 1993-03-18 | 1995-01-24 | Fujitsu Limited | Semiconductor memory device having a capability for controlled activation of sense amplifiers |
| JP3304531B2 (ja) * | 1993-08-24 | 2002-07-22 | 富士通株式会社 | 半導体記憶装置 |
| JPH08221981A (ja) * | 1994-12-15 | 1996-08-30 | Mitsubishi Electric Corp | 同期型半導体記憶装置 |
| JPH09223389A (ja) * | 1996-02-15 | 1997-08-26 | Mitsubishi Electric Corp | 同期型半導体記憶装置 |
| JPH10283779A (ja) * | 1997-04-09 | 1998-10-23 | Mitsubishi Electric Corp | 同期型半導体記憶装置 |
-
1998
- 1998-07-15 JP JP10200655A patent/JP2000030448A/ja active Pending
-
1999
- 1999-01-06 US US09/225,450 patent/US6052331A/en not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2000030448A5 (enExample) | ||
| JPH0896569A (ja) | 再書き込み可能なメモリに対する内部タイミング法およびその回路 | |
| KR950001777A (ko) | 반도체 기억 장치 | |
| WO2001090881A3 (en) | Asynchronous completion prediction | |
| KR960042733A (ko) | 반도체 기억장치의 데이터 입력회로 | |
| KR930014040A (ko) | 어드레스 전이 검출회로 | |
| KR970063263A (ko) | 감지동작과 래치동작을 제어하는 어드레스 천이 검출회로를 포함한 반도체 메모리 | |
| JP2532740B2 (ja) | アドレス遷移検出回路 | |
| JPS63146509A (ja) | 一定幅パルス発生器 | |
| JP2000013206A5 (enExample) | ||
| JP3376997B2 (ja) | ワンショット信号発生回路 | |
| KR102058666B1 (ko) | 펄스 신호 생성 회로 및 그의 동작 방법 | |
| KR100897277B1 (ko) | 반도체 메모리 장치의 지연 회로 | |
| KR100289341B1 (ko) | 반도체 메모리 장치의 어드레스 천이 검출 회로 | |
| US6226222B1 (en) | Synchronous semiconductor memory device having a function for controlling sense amplifiers | |
| US6058070A (en) | Glitch immune ATD circuitry | |
| JP2004110798A (ja) | スキューのないデュアルレールバスドライバ | |
| JPH08148975A (ja) | パルス発生器 | |
| US6278292B1 (en) | Intergrated circuit | |
| SU721907A1 (ru) | Формирователь импульсов | |
| KR930006657B1 (ko) | 엣지 검출 기능을 갖는 펄스 발생회로 | |
| KR960008135B1 (ko) | 어드레스 입력 버퍼 회로 | |
| KR930002591B1 (ko) | 어드레스 천이 검출회로(Address Transition Detector) | |
| KR930018586A (ko) | 어드레스천이검출회로를 가진 반도체메모리장치 | |
| JP2009284042A (ja) | パルス検出装置及びパルス検出方法 |