ITMI911649A1 - Dispositivo di memoria a semiconduttore e procedimento per la sua fabbricazione. - Google Patents
Dispositivo di memoria a semiconduttore e procedimento per la sua fabbricazione.Info
- Publication number
- ITMI911649A1 ITMI911649A1 IT001649A ITMI911649A ITMI911649A1 IT MI911649 A1 ITMI911649 A1 IT MI911649A1 IT 001649 A IT001649 A IT 001649A IT MI911649 A ITMI911649 A IT MI911649A IT MI911649 A1 ITMI911649 A1 IT MI911649A1
- Authority
- IT
- Italy
- Prior art keywords
- manufacture
- memory device
- semiconductor memory
- semiconductor
- memory
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2160802A JP2564972B2 (ja) | 1990-06-18 | 1990-06-18 | 半導体記憶装置およびその製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| ITMI911649A0 ITMI911649A0 (it) | 1991-06-17 |
| ITMI911649A1 true ITMI911649A1 (it) | 1992-12-17 |
| IT1248495B IT1248495B (it) | 1995-01-19 |
Family
ID=15722759
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ITMI911649A IT1248495B (it) | 1990-06-18 | 1991-06-17 | Dispositivo di memoria a semiconduttore e procedimento per la sua fabbricazione. |
Country Status (4)
| Country | Link |
|---|---|
| JP (1) | JP2564972B2 (it) |
| KR (1) | KR940007460B1 (it) |
| DE (1) | DE4119918C2 (it) |
| IT (1) | IT1248495B (it) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2905642B2 (ja) * | 1992-01-18 | 1999-06-14 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
| DE4300357C2 (de) * | 1992-01-18 | 1995-06-01 | Mitsubishi Electric Corp | Herstellungsverfahren für eine Halbleitereinrichtung |
| DE19640273C1 (de) * | 1996-09-30 | 1998-03-12 | Siemens Ag | Verfahren zur Herstellung barrierenfreier Halbleiterspeicheranordnungen |
| JP3185745B2 (ja) | 1998-04-01 | 2001-07-11 | 日本電気株式会社 | 半導体メモリセル |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS602784B2 (ja) * | 1982-12-20 | 1985-01-23 | 富士通株式会社 | 半導体記憶装置 |
| FR2577339B1 (fr) * | 1985-02-12 | 1991-05-10 | Eurotechnique Sa | Memoire dynamique en circuit integre |
| JPH06105774B2 (ja) * | 1987-11-17 | 1994-12-21 | 富士通株式会社 | 半導体記憶装置及びその製造方法 |
| JP2682021B2 (ja) * | 1988-06-29 | 1997-11-26 | 富士通株式会社 | 半導体メモリ装置 |
| KR940005729B1 (ko) * | 1989-06-13 | 1994-06-23 | 삼성전자 주식회사 | 디램셀의 제조방법 및 구조 |
-
1990
- 1990-06-18 JP JP2160802A patent/JP2564972B2/ja not_active Expired - Fee Related
-
1991
- 1991-06-17 KR KR1019910009967A patent/KR940007460B1/ko not_active IP Right Cessation
- 1991-06-17 DE DE4119918A patent/DE4119918C2/de not_active Expired - Fee Related
- 1991-06-17 IT ITMI911649A patent/IT1248495B/it active IP Right Grant
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0449656A (ja) | 1992-02-19 |
| JP2564972B2 (ja) | 1996-12-18 |
| KR940007460B1 (ko) | 1994-08-18 |
| ITMI911649A0 (it) | 1991-06-17 |
| KR920005814A (ko) | 1992-04-03 |
| DE4119918C2 (de) | 1994-08-11 |
| DE4119918A1 (de) | 1991-12-19 |
| IT1248495B (it) | 1995-01-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| IT8420481A0 (it) | Dispositivo di memoria a semiconduttore e procedimento per la sua fabbricazione. | |
| IT1241520B (it) | "dispositivo di memoria a semiconduttori". | |
| ITMI910107A0 (it) | Dispositivo di memoria a semiconduttore | |
| DE69007827D1 (de) | Halbleiter-Speicher. | |
| DE69016153T2 (de) | Nichtflüchtige Halbleiterspeicheranordnung. | |
| DE69022537T2 (de) | Halbleiterspeicheranordnung. | |
| DE69017518T2 (de) | Halbleiterspeicheranordnung. | |
| DE69024112T2 (de) | Halbleiterspeicheranordnung | |
| ITMI921295A1 (it) | Dispositivo di memoria a semiconduttore e procedimento per la sua fabbricazione | |
| DE69016701T2 (de) | Halbleiterspeicher. | |
| DE69023594D1 (de) | Halbleiterspeicheranordnung. | |
| DE69114345T2 (de) | Halbleiterspeichereinrichtung. | |
| DE69024000D1 (de) | Halbleiterspeicheranordnung. | |
| DE69016577D1 (de) | Halbleiterspeicheranordnung. | |
| IT8221211A0 (it) | Dispositivo di memoria a semiconduttori e procedimento per la sua fabbricazione. | |
| ITMI911649A1 (it) | Dispositivo di memoria a semiconduttore e procedimento per la sua fabbricazione. | |
| DE69012457T2 (de) | Nichtflüchtige Halbleiterspeicheranordnung. | |
| DE69023587T2 (de) | Halbleiterspeicheranordnung. | |
| DE69022508T2 (de) | Halbleiterspeicheranordnung. | |
| ITTO920929A0 (it) | Dispositivo a semiconduttore e procedimento per la sua fabbricazione. | |
| DE69103176D1 (de) | Halbleiterspeichervorrichtung. | |
| DE69015746D1 (de) | Halbleiterspeicheranordnung. | |
| DE69114555D1 (de) | Halbleiterspeicheranordnung. | |
| IT9048184A0 (it) | Schiera di memoria a semiconduttori | |
| IT1243103B (it) | Metodo per la fabbricazione di un dispositivo a semiconduttori. |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 0001 | Granted | ||
| TA | Fee payment date (situation as of event date), data collected since 19931001 |
Effective date: 19970628 |