FR2365179A1 - Dispositif pour realiser l'adressage d'une memoire mos - Google Patents
Dispositif pour realiser l'adressage d'une memoire mosInfo
- Publication number
- FR2365179A1 FR2365179A1 FR7727200A FR7727200A FR2365179A1 FR 2365179 A1 FR2365179 A1 FR 2365179A1 FR 7727200 A FR7727200 A FR 7727200A FR 7727200 A FR7727200 A FR 7727200A FR 2365179 A1 FR2365179 A1 FR 2365179A1
- Authority
- FR
- France
- Prior art keywords
- conductors
- circuit
- decoding circuit
- addressing
- mos memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004020 conductor Substances 0.000 abstract 4
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4082—Address Buffers; level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4087—Address decoders, e.g. bit - or word line decoders; Multiple line decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/02—Shaping pulses by amplifying
- H03K5/023—Shaping pulses by amplifying using field effect transistors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Static Random-Access Memory (AREA)
- Dram (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE2641524A DE2641524B1 (de) | 1976-09-15 | 1976-09-15 | Anordnung zur Adressierung eines MOS-Speichers |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2365179A1 true FR2365179A1 (fr) | 1978-04-14 |
FR2365179B1 FR2365179B1 (enrdf_load_stackoverflow) | 1983-05-13 |
Family
ID=5987981
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7727200A Granted FR2365179A1 (fr) | 1976-09-15 | 1977-09-08 | Dispositif pour realiser l'adressage d'une memoire mos |
Country Status (4)
Country | Link |
---|---|
JP (1) | JPS6032279B2 (enrdf_load_stackoverflow) |
DE (1) | DE2641524B1 (enrdf_load_stackoverflow) |
FR (1) | FR2365179A1 (enrdf_load_stackoverflow) |
GB (1) | GB1588183A (enrdf_load_stackoverflow) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6413289A (en) * | 1988-05-06 | 1989-01-18 | Nec Corp | Decoder circuit |
KR100206598B1 (ko) * | 1995-12-29 | 1999-07-01 | 김영환 | 워드라인 구동 장치 |
KR101412460B1 (ko) * | 2012-05-21 | 2014-07-01 | 주식회사 뉴핫맥스 | 발열 코일의 처짐 방지 구조를 갖는 히터 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3902082A (en) * | 1974-02-11 | 1975-08-26 | Mostek Corp | Dynamic data input latch and decoder |
-
1976
- 1976-09-15 DE DE2641524A patent/DE2641524B1/de active Granted
-
1977
- 1977-09-08 FR FR7727200A patent/FR2365179A1/fr active Granted
- 1977-09-12 JP JP52109774A patent/JPS6032279B2/ja not_active Expired
- 1977-09-13 GB GB3806177A patent/GB1588183A/en not_active Expired
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3902082A (en) * | 1974-02-11 | 1975-08-26 | Mostek Corp | Dynamic data input latch and decoder |
Also Published As
Publication number | Publication date |
---|---|
DE2641524C2 (enrdf_load_stackoverflow) | 1978-07-13 |
DE2641524B1 (de) | 1977-11-17 |
JPS6032279B2 (ja) | 1985-07-26 |
JPS5336147A (en) | 1978-04-04 |
GB1588183A (en) | 1981-04-15 |
FR2365179B1 (enrdf_load_stackoverflow) | 1983-05-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR970051455A (ko) | 리던던트셀 테스트 제어회로를 구비하는 반도체 메모리장치 | |
TW331637B (en) | Semiconductor memory device, semiconductor device, data processing device and computer system | |
KR930020467A (ko) | 불휘발성 반도체 기억장치 | |
KR910001771A (ko) | 반도체 메모리 장치 | |
KR910020731A (ko) | 반도체장치 및 그 번인방법 | |
KR870010549A (ko) | 반도체 기억장치 | |
FR2365179A1 (fr) | Dispositif pour realiser l'adressage d'une memoire mos | |
KR920003314A (ko) | 반도체 메모리장치 | |
RU95114729A (ru) | Триггерное устройство | |
KR840001410A (ko) | 프로그램 가능 논리장치 | |
FR2402919A1 (fr) | Dispositif de commande d'inscription/lecture pour une memoire a semiconducteurs bipolaire | |
FR2433267A1 (fr) | Appareil pour recevoir, emmagasiner et fournir des sequences de signaux numeriques | |
ATE159377T1 (de) | Integrierte halbleiterspeicheranordnung | |
KR850007155A (ko) | 반도체 메모리 장치 | |
JPS56114199A (en) | Nonvolatile semiconductor memory device | |
FR2444990A1 (fr) | Montage integre mos permettant la suppression de courants de repos s'ecoulant dans des etages d'attaque de conducteurs de mots de memoires a semiconducteurs | |
KR890008560Y1 (ko) | Dram 타이밍 발생기 | |
KR970067357A (ko) | 워드라인 인에이블 시간 조절이 가능한 반도체 메모리장치 | |
KR970076878A (ko) | 동적 메모리 장치의 테스트 회로 | |
JPS56157575A (en) | Signal procession device | |
KR940702304A (ko) | 반도체 기억장치 및 반도체 기억장치의 데이터 읽어내는 방법 | |
SU886054A1 (ru) | Полупроводниковое посто нное запоминающее устройство | |
JPS648591A (en) | Memory ic | |
KR960018895A (ko) | 캐시 메모리의 기능을 갖는 메모리 장치 | |
KR970002640A (ko) | 개인용 컴퓨터를 이용한 이이피롬 기록 장치 |