KR920003314A - 반도체 메모리장치 - Google Patents

반도체 메모리장치 Download PDF

Info

Publication number
KR920003314A
KR920003314A KR1019910011292A KR910011292A KR920003314A KR 920003314 A KR920003314 A KR 920003314A KR 1019910011292 A KR1019910011292 A KR 1019910011292A KR 910011292 A KR910011292 A KR 910011292A KR 920003314 A KR920003314 A KR 920003314A
Authority
KR
South Korea
Prior art keywords
output
sense
selection
cells
memory device
Prior art date
Application number
KR1019910011292A
Other languages
English (en)
Other versions
KR950009394B1 (ko
Inventor
스마코 시라이시
요우이치 스즈키
Original Assignee
아오이 죠이치
가부시키가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아오이 죠이치, 가부시키가이샤 도시바 filed Critical 아오이 죠이치
Publication of KR920003314A publication Critical patent/KR920003314A/ko
Application granted granted Critical
Publication of KR950009394B1 publication Critical patent/KR950009394B1/ko

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1048—Data bus control circuits, e.g. precharging, presetting, equalising
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)
  • Dram (AREA)
  • Semiconductor Memories (AREA)

Abstract

내용 없음

Description

반도체 메모리장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 1실시예의 요부 회로도.

Claims (1)

  1. 복수의 제1셀(C11, C12, C21, C22,-)을 구비하고 어드레스신호에 의해 상기 제1셀중 임의의 셀이 선택되는 제1셀군(CG)과, 복수의 제2셀(Cx11, Cx12, Cx21, Cx22,-)을 구비하고 상기 어드레스신호에 의해 상기 제2셀중 임의의 셀이 선택되는 제2셀군(CxG), 선택된 상기 제1셀중의 데이터를 제1센스출력으로서 출력하는 제1센스증폭기(SA1), 선택된 상기 제2셀중의 데이터를 제2센스출력으로서 출력하는 제2센스증폭기(SA2), 상기 제1 및 제2센스출력을 인가받아서 그들중 어느것인가에 따른 신호를 선택출력으로서 출력하는 선택회로(OB, OSW), 상기 선택출력을 인가받아서 그에 따른 데이터출력을 출력하는 출력회로(Q17, Q18)를 구비하여 구성되고, 상기 선택회로는 특정 어드레스신호에 기초하여 상기 제1 및 제2센스 출력중 어느것인가에 따른 신호를 선택출력으로서 출력할 것인지를 결정하는 스위칭수단(OSW)을 갖춘 것을 특징으로 하는 반도체 메모리 장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019910011292A 1990-07-05 1991-07-04 반도체 메모리장치 KR950009394B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP90-177880 1990-07-05
JP2-177880 1990-07-05
JP2177880A JP3039793B2 (ja) 1990-07-05 1990-07-05 半導体メモリ装置

Publications (2)

Publication Number Publication Date
KR920003314A true KR920003314A (ko) 1992-02-29
KR950009394B1 KR950009394B1 (ko) 1995-08-21

Family

ID=16038673

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910011292A KR950009394B1 (ko) 1990-07-05 1991-07-04 반도체 메모리장치

Country Status (3)

Country Link
US (1) US5307317A (ko)
JP (1) JP3039793B2 (ko)
KR (1) KR950009394B1 (ko)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3319610B2 (ja) * 1991-11-22 2002-09-03 日本テキサス・インスツルメンツ株式会社 信号伝達回路
US5388072A (en) * 1992-04-10 1995-02-07 International Business Machines Corporation Bit line switch array for electronic computer memory
JP3302734B2 (ja) * 1992-09-16 2002-07-15 株式会社東芝 半導体記憶装置
JPH06162784A (ja) * 1992-11-17 1994-06-10 Oki Micro Design Miyazaki:Kk 半導体集積回路装置
US5682496A (en) 1995-02-10 1997-10-28 Micron Quantum Devices, Inc. Filtered serial event controlled command port for memory
US6108237A (en) 1997-07-17 2000-08-22 Micron Technology, Inc. Fast-sensing amplifier for flash memory
US5668766A (en) * 1996-05-16 1997-09-16 Intel Corporation Method and apparatus for increasing memory read access speed using double-sensing
US5671188A (en) * 1996-06-26 1997-09-23 Alliance Semiconductor Corporation Random access memory having selective intra-bank fast activation of sense amplifiers
DE69626815T2 (de) * 1996-09-19 2003-12-11 St Microelectronics Srl Steuerschaltung für Ausgangspuffer, insbesondere für eine nichtflüchtige Speicheranordnung
US5751648A (en) * 1997-01-31 1998-05-12 International Business Machines Corporation Two stage sensing for large static memory arrays

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59175094A (ja) * 1983-03-22 1984-10-03 Mitsubishi Electric Corp 半導体メモリ
JPH07118193B2 (ja) * 1986-09-18 1995-12-18 富士通株式会社 半導体記憶装置
JPS63200391A (ja) * 1987-02-16 1988-08-18 Toshiba Corp スタテイツク型半導体メモリ
JPH07105137B2 (ja) * 1987-11-17 1995-11-13 日本電気株式会社 半導体メモリ
JPH0758592B2 (ja) * 1987-11-30 1995-06-21 日本電気株式会社 半導体メモリ

Also Published As

Publication number Publication date
JPH0464991A (ja) 1992-02-28
JP3039793B2 (ja) 2000-05-08
KR950009394B1 (ko) 1995-08-21
US5307317A (en) 1994-04-26

Similar Documents

Publication Publication Date Title
KR850004684A (ko) 반도체 기억 장치
KR850003610A (ko) 반도체 메모리 장치
KR870010551A (ko) 다이나믹 ram
KR920008768A (ko) 반도체기억장치
KR900010417A (ko) 고밀도 메모리의 테스트를 위한 병렬 리드 회로
KR880010422A (ko) 반도체 기억장치
KR940007884A (ko) 반도체 장치
KR970067348A (ko) 향상된 동기식 판독 및 기록 가능한 반도체 메모리
KR920013472A (ko) 반도체 기억장치
KR870009384A (ko) 반도체 기억 장치
KR910001771A (ko) 반도체 메모리 장치
KR920010638A (ko) 반도체 기억장치
KR920010622A (ko) 반도체집적회로장치
KR950015399A (ko) 비트 단위 데이타의 입력 및 출력용 반도체 메모리 장치
KR920003314A (ko) 반도체 메모리장치
KR870009392A (ko) 반도체 기억장치
KR930003159A (ko) 반도체 기억장치
KR910020724A (ko) 반도체 기억장치
KR910013285A (ko) 불휘발성 반도체메모리
KR910015999A (ko) 반도체 메모리장치
KR880000960A (ko) 반도체 메모리
KR910008730A (ko) 반도체 기억장치
KR840005888A (ko) 반도체 기억장치(半導體記憶置裝)
KR920017115A (ko) 반도체기억장치
KR920010624A (ko) 반도체기억장치

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20060731

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee