JPS6032279B2 - Mos記憶器の番地指定回路 - Google Patents
Mos記憶器の番地指定回路Info
- Publication number
- JPS6032279B2 JPS6032279B2 JP52109774A JP10977477A JPS6032279B2 JP S6032279 B2 JPS6032279 B2 JP S6032279B2 JP 52109774 A JP52109774 A JP 52109774A JP 10977477 A JP10977477 A JP 10977477A JP S6032279 B2 JPS6032279 B2 JP S6032279B2
- Authority
- JP
- Japan
- Prior art keywords
- inverted
- circuit
- transistor
- stage
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 210000004027 cell Anatomy 0.000 claims description 11
- 238000007599 discharging Methods 0.000 claims description 10
- 230000008878 coupling Effects 0.000 claims description 9
- 238000010168 coupling process Methods 0.000 claims description 9
- 238000005859 coupling reaction Methods 0.000 claims description 9
- 239000003990 capacitor Substances 0.000 claims description 6
- 210000000352 storage cell Anatomy 0.000 claims description 6
- 238000010586 diagram Methods 0.000 description 5
- 241000252233 Cyprinus carpio Species 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 239000002574 poison Substances 0.000 description 1
- 231100000614 poison Toxicity 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4082—Address Buffers; level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4087—Address decoders, e.g. bit - or word line decoders; Multiple line decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/02—Shaping pulses by amplifying
- H03K5/023—Shaping pulses by amplifying using field effect transistors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Static Random-Access Memory (AREA)
- Dram (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE2641524.7 | 1976-09-15 | ||
| DE2641524A DE2641524B1 (de) | 1976-09-15 | 1976-09-15 | Anordnung zur Adressierung eines MOS-Speichers |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5336147A JPS5336147A (en) | 1978-04-04 |
| JPS6032279B2 true JPS6032279B2 (ja) | 1985-07-26 |
Family
ID=5987981
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP52109774A Expired JPS6032279B2 (ja) | 1976-09-15 | 1977-09-12 | Mos記憶器の番地指定回路 |
Country Status (4)
| Country | Link |
|---|---|
| JP (1) | JPS6032279B2 (enrdf_load_stackoverflow) |
| DE (1) | DE2641524B1 (enrdf_load_stackoverflow) |
| FR (1) | FR2365179A1 (enrdf_load_stackoverflow) |
| GB (1) | GB1588183A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101412460B1 (ko) * | 2012-05-21 | 2014-07-01 | 주식회사 뉴핫맥스 | 발열 코일의 처짐 방지 구조를 갖는 히터 |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6413289A (en) * | 1988-05-06 | 1989-01-18 | Nec Corp | Decoder circuit |
| KR100206598B1 (ko) * | 1995-12-29 | 1999-07-01 | 김영환 | 워드라인 구동 장치 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3902082A (en) * | 1974-02-11 | 1975-08-26 | Mostek Corp | Dynamic data input latch and decoder |
-
1976
- 1976-09-15 DE DE2641524A patent/DE2641524B1/de active Granted
-
1977
- 1977-09-08 FR FR7727200A patent/FR2365179A1/fr active Granted
- 1977-09-12 JP JP52109774A patent/JPS6032279B2/ja not_active Expired
- 1977-09-13 GB GB3806177A patent/GB1588183A/en not_active Expired
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101412460B1 (ko) * | 2012-05-21 | 2014-07-01 | 주식회사 뉴핫맥스 | 발열 코일의 처짐 방지 구조를 갖는 히터 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5336147A (en) | 1978-04-04 |
| DE2641524B1 (de) | 1977-11-17 |
| GB1588183A (en) | 1981-04-15 |
| DE2641524C2 (enrdf_load_stackoverflow) | 1978-07-13 |
| FR2365179B1 (enrdf_load_stackoverflow) | 1983-05-13 |
| FR2365179A1 (fr) | 1978-04-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4104735A (en) | Arrangement for addressing a MOS store | |
| US5371713A (en) | Semiconductor integrated circuit | |
| US4675850A (en) | Semiconductor memory device | |
| JPS61113188A (ja) | 改良されたアドレス・カウンタを有する半導体メモリ装置 | |
| JPS6228516B2 (enrdf_load_stackoverflow) | ||
| EP0061289A2 (en) | Dynamic type semiconductor monolithic memory | |
| JP2560020B2 (ja) | 半導体記憶装置 | |
| CA1133635A (en) | Organization for dynamic random access memory | |
| JPS6059588A (ja) | 半導体記憶装置 | |
| US5544125A (en) | Semiconductor integrated circuit having logic gates | |
| KR100221680B1 (ko) | 서브 메모리 셀 블록에 포함된 여분의 메모리 셀을 갖는 반도체 메모리 장치 | |
| US4054865A (en) | Sense latch circuit for a bisectional memory array | |
| JPH02156497A (ja) | 半導体記憶装置 | |
| US3688264A (en) | Operation of field-effect transistor circuits having substantial distributed capacitance | |
| US4818900A (en) | Predecode and multiplex in addressing electrically programmable memory | |
| JPS6177194A (ja) | 半導体読み出し書込みメモリデバイス | |
| JPS6032279B2 (ja) | Mos記憶器の番地指定回路 | |
| US4635234A (en) | Memory circuit with an improved output control circuit | |
| JPS61137296A (ja) | 記憶装置 | |
| US5644547A (en) | Multiport memory cell | |
| US4559619A (en) | Large capacity memory circuit with improved write control circuit | |
| JPH1011968A (ja) | 半導体記憶装置 | |
| US5687127A (en) | Sense amplifier of semiconductor memory having an increased reading speed | |
| JPS59132489A (ja) | 半導体記憶装置 | |
| EP0092062B1 (en) | Voltage balancing circuit for memory systems |