FR2402919A1 - Dispositif de commande d'inscription/lecture pour une memoire a semiconducteurs bipolaire - Google Patents

Dispositif de commande d'inscription/lecture pour une memoire a semiconducteurs bipolaire

Info

Publication number
FR2402919A1
FR2402919A1 FR7825157A FR7825157A FR2402919A1 FR 2402919 A1 FR2402919 A1 FR 2402919A1 FR 7825157 A FR7825157 A FR 7825157A FR 7825157 A FR7825157 A FR 7825157A FR 2402919 A1 FR2402919 A1 FR 2402919A1
Authority
FR
France
Prior art keywords
stage
control device
semiconductor memory
read control
entry
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7825157A
Other languages
English (en)
Other versions
FR2402919B1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of FR2402919A1 publication Critical patent/FR2402919A1/fr
Application granted granted Critical
Publication of FR2402919B1 publication Critical patent/FR2402919B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/414—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the bipolar type
    • G11C11/416—Read-write [R-W] circuits 

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)

Abstract

L'invention concerne un dispositif de commande d'inscription/lecture pour une mémoire à semiconducteurs bipolaire. Dans ce dispositif, qui comporte un étage d'entrée V, un étage intermédiaire Z et un étage terminal E, l'étage intermédiaire Z est constitué par un montage de transistors 25, 26, 27 raccordant les sorties 22, 23, 24 de l'étage V à deux conducteurs de signaux 28, 29 de l'étage E, et à chaque conducteur de bits 30, 31 de la matrice de mémoire est associé au maximum un transistor de commutation 32, 33 commandant les conducteurs de signaux 28, 29 et raccordant les conducteurs de bits 30, 31 aux entrées d'un amplificateur de lecture 34. Application notamment aux modules de mémoire bipolaires de surface réduite et à temps d'accès rapide.
FR7825157A 1977-09-08 1978-08-31 Dispositif de commande d'inscription/lecture pour une memoire a semiconducteurs bipolaire Granted FR2402919A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE2740565A DE2740565B1 (de) 1977-09-08 1977-09-08 Schreib-Lese-Ansteueranordnung fuer einen Bipolarhalbleiterspeicher

Publications (2)

Publication Number Publication Date
FR2402919A1 true FR2402919A1 (fr) 1979-04-06
FR2402919B1 FR2402919B1 (fr) 1985-03-01

Family

ID=6018465

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7825157A Granted FR2402919A1 (fr) 1977-09-08 1978-08-31 Dispositif de commande d'inscription/lecture pour une memoire a semiconducteurs bipolaire

Country Status (5)

Country Link
US (1) US4204276A (fr)
JP (1) JPS5450243A (fr)
DE (1) DE2740565B1 (fr)
FR (1) FR2402919A1 (fr)
GB (1) GB2004154B (fr)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5833634B2 (ja) * 1979-02-28 1983-07-21 富士通株式会社 メモリセルアレイの駆動方式
JPS5630754A (en) * 1979-08-23 1981-03-27 Fujitsu Ltd Semiconductor memory device
DE3227121A1 (de) * 1982-07-20 1984-01-26 Siemens AG, 1000 Berlin und 8000 München Schaltungsanordnung zum lesen bipolarer speicherzellen
JPS6080195A (ja) * 1983-10-07 1985-05-08 Fujitsu Ltd 半導体記憶装置
JPS6168796A (ja) * 1985-09-04 1986-04-09 Hitachi Ltd 半導体記憶装置
JPH06123271A (ja) * 1992-05-11 1994-05-06 Daiyamondo Denki Kk 内燃機関用点火制御装置
US8463723B2 (en) * 2009-03-01 2013-06-11 International Business Machines Corporation Electronic synapse
US7978510B2 (en) * 2009-03-01 2011-07-12 International Businesss Machines Corporation Stochastic synapse memory element with spike-timing dependent plasticity (STDP)

Also Published As

Publication number Publication date
DE2740565B1 (de) 1978-10-19
US4204276A (en) 1980-05-20
DE2740565C2 (fr) 1979-06-21
JPS6129066B2 (fr) 1986-07-04
GB2004154A (en) 1979-03-21
JPS5450243A (en) 1979-04-20
GB2004154B (en) 1982-03-24
FR2402919B1 (fr) 1985-03-01

Similar Documents

Publication Publication Date Title
US4099069A (en) Circuit producing a common clear signal for erasing selected arrays in a mnos memory system
KR960013023B1 (ko) 감지회로를 갖춘 독출출력회로
US3648071A (en) High-speed mos sense amplifier
KR980004972A (ko) 반도체 기억 장치
FR2381354A1 (fr) Capacite perfectionnee d'ecriture en anti-memoire
JPS5771587A (en) Semiconductor storing device
GB1344871A (en) Read only memory circuits
FR2402919A1 (fr) Dispositif de commande d'inscription/lecture pour une memoire a semiconducteurs bipolaire
EP0347093A3 (fr) Mémoire électronique
KR920005161A (ko) 전기적으로 소거 및 프로그램이 가능한 반도체 메모리장치의 자동 소거최적화회로 및 방법
KR910008424A (ko) 검사회로를 갖는 반도체 집적회로 장치
EP0377840A3 (fr) Dispositif de mémoire non volatile à semi-conducteurs ayont un circuit générateur de tension de référence
FR2392542A1 (fr) Amplificateur de lecture pour memoires a circuits integres
KR850005171A (ko) 저소비 전력 구성의 반도체 집적회로 장치
FR2379877A1 (fr) Dispositif semi-conducteur de memoire
CA2017607A1 (fr) Memoire integre comportant un amplificateur de detection
KR910010524A (ko) 불휘발성 반도체기억장치
FR2399711A1 (fr) Cellule de memoire a acces direct
ATE159377T1 (de) Integrierte halbleiterspeicheranordnung
FR2365179A1 (fr) Dispositif pour realiser l'adressage d'une memoire mos
KR100275610B1 (ko) 반도체 기억 회로(Dynamic random access memory of a plurality of banks exhibiting high speed activation operation of sense amplifier)
JPS6488998A (en) Nonvolatile semiconductor memory
JPS645072A (en) Nonvolatile semiconductor memory device
KR890008847A (ko) 불휘발성 메모리
GB1419970A (en) Field effect transistor memory circuits

Legal Events

Date Code Title Description
ST Notification of lapse