FI63499C - Adress- och avbrottsignalgenerator - Google Patents

Adress- och avbrottsignalgenerator Download PDF

Info

Publication number
FI63499C
FI63499C FI780564A FI780564A FI63499C FI 63499 C FI63499 C FI 63499C FI 780564 A FI780564 A FI 780564A FI 780564 A FI780564 A FI 780564A FI 63499 C FI63499 C FI 63499C
Authority
FI
Finland
Prior art keywords
pulse
phase
pulse series
address
comparator
Prior art date
Application number
FI780564A
Other languages
English (en)
Finnish (fi)
Swedish (sv)
Other versions
FI63499B (fi
FI780564A7 (fi
Inventor
Aoke Kenneth Berg
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of FI780564A7 publication Critical patent/FI780564A7/fi
Application granted granted Critical
Publication of FI63499B publication Critical patent/FI63499B/sv
Publication of FI63499C publication Critical patent/FI63499C/sv

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • G06F5/12—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations
    • G06F5/14—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations for overflow or underflow handling, e.g. full or empty flags
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2205/00—Indexing scheme relating to group G06F5/00; Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F2205/10—Indexing scheme relating to groups G06F5/10 - G06F5/14
    • G06F2205/102—Avoiding metastability, i.e. preventing hazards, e.g. by using Gray code counters

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Hardware Redundancy (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Stereo-Broadcasting Methods (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Manufacturing Of Electric Cables (AREA)
  • Computer And Data Communications (AREA)
  • Storage Device Security (AREA)
FI780564A 1977-03-01 1978-02-21 Adress- och avbrottsignalgenerator FI63499C (fi)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE7702263A SE399773B (sv) 1977-03-01 1977-03-01 Adress- och avbrottsignalgenerator
SE7702263 1977-03-01

Publications (3)

Publication Number Publication Date
FI780564A7 FI780564A7 (fi) 1978-09-02
FI63499B FI63499B (fi) 1983-02-28
FI63499C true FI63499C (fi) 1983-06-10

Family

ID=20330590

Family Applications (1)

Application Number Title Priority Date Filing Date
FI780564A FI63499C (fi) 1977-03-01 1978-02-21 Adress- och avbrottsignalgenerator

Country Status (24)

Country Link
US (1) US4208713A (da)
JP (1) JPS53109437A (da)
AU (1) AU517304B2 (da)
BE (1) BE864150A (da)
BR (1) BR7801210A (da)
CA (1) CA1099363A (da)
CH (1) CH626484A5 (da)
DD (1) DD134177A5 (da)
DE (1) DE2807175C2 (da)
DK (1) DK91478A (da)
EG (1) EG13276A (da)
ES (1) ES467392A1 (da)
FI (1) FI63499C (da)
FR (1) FR2382719B1 (da)
GB (1) GB1575868A (da)
HU (1) HU176778B (da)
IN (1) IN148500B (da)
IT (1) IT1092895B (da)
MX (1) MX143953A (da)
NL (1) NL7802066A (da)
NO (1) NO146006C (da)
PL (1) PL113598B1 (da)
SE (1) SE399773B (da)
YU (1) YU45378A (da)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0012497B1 (en) * 1978-09-29 1984-11-28 The Marconi Company Limited Apparatus and method using a memory for processing television picture signals and other information
CA1143856A (en) * 1979-09-26 1983-03-29 Anthony K. Fung Circular-queue structure
JPS6057090B2 (ja) * 1980-09-19 1985-12-13 株式会社日立製作所 データ記憶装置およびそれを用いた処理装置
DE3118621A1 (de) * 1981-05-11 1982-11-25 Siemens AG, 1000 Berlin und 8000 München Anordnung zum auslesen eindeutiger informationen aus einem digitalen schaltwerk bei zueinander asynchronen steuersignalen fuer das weiterschalten des schaltwerks und das uebernehmen der informationen
US4433391A (en) * 1981-08-17 1984-02-21 Burroughs Corporation Buffered handshake bus with transmission and response counters for avoiding receiver overflow
DE3203070C2 (de) * 1982-01-30 1984-01-05 Standard Elektrik Lorenz Ag, 7000 Stuttgart Schaltungsanordnung zum Steuern von Anlagen im Echtzeitbetrieb, insbesondere von Fernmeldevermittlungsanlagen
DE3213345C2 (de) * 1982-04-08 1984-11-22 Siemens Ag, 1000 Berlin Und 8000 Muenchen Datenübertragungseinrichtung zwischen zwei asynchron gesteuerten Datenverarbeitungssystemen
DE3305693A1 (de) * 1983-02-18 1984-08-30 Nixdorf Computer Ag Schaltungsanordnung zur zwischenspeicherung von befehlsworten
DE3431785A1 (de) * 1984-08-29 1986-03-13 Siemens AG, 1000 Berlin und 8000 München Schaltungsanordnung fuer einen nach dem warteschlangenprinzip arbeitenden steuerspeicher (fifo-speicher)
JPH084340B2 (ja) * 1985-08-07 1996-01-17 セイコーエプソン株式会社 インタ−フエイス装置
US4860246A (en) * 1985-08-07 1989-08-22 Seiko Epson Corporation Emulation device for driving a LCD with a CRT display
US5179692A (en) * 1985-08-07 1993-01-12 Seiko Epson Corporation Emulation device for driving a LCD with signals formatted for a CRT display
JPS6237750A (ja) * 1985-08-12 1987-02-18 Matsushita Electric Ind Co Ltd アドレス発生回路
US4717950A (en) * 1985-10-17 1988-01-05 Ampex Corporation Signal phase control by memory cycle read/write groups unlock
JPS6361325A (ja) * 1986-09-02 1988-03-17 Canon Inc デ−タ入出力メモリ
JPS6361324A (ja) * 1986-09-02 1988-03-17 Canon Inc デ−タ入出力メモリ
JPS6429926A (en) * 1987-07-24 1989-01-31 Matsushita Electric Industrial Co Ltd Fifo circuit
EP0342107B1 (en) * 1988-05-09 1996-07-17 STMicroelectronics, Inc. Flag for a FIFO
JPH0237422A (ja) * 1988-07-28 1990-02-07 Oki Electric Ind Co Ltd 数値管理方式
US5206817A (en) * 1989-03-31 1993-04-27 Sgs-Thomson Microelectronics, Inc. Pipelined circuitry for allowing the comparison of the relative difference between two asynchronous pointers and a programmable value
US4994830A (en) * 1990-01-22 1991-02-19 Eastman Kodak Company Tele pan camera data back shifts and reduces printed data with changes in mode
JP2604482B2 (ja) * 1990-05-16 1997-04-30 日本電気通信システム株式会社 Ｆｉｆｏレジスタ
GB9111524D0 (en) * 1991-05-29 1991-07-17 Hewlett Packard Co Data storage method and apparatus
JPH05197520A (ja) * 1992-01-22 1993-08-06 Japan Radio Co Ltd Ｆｉｆｏメモリ
US5682554A (en) * 1993-01-15 1997-10-28 Silicon Graphics, Inc. Apparatus and method for handling data transfer between a general purpose computer and a cooperating processor
IES950209A2 (en) * 1995-03-24 1995-10-18 Lake Res Ltd Communication apparatus for communicating two microprocessors
RU2434268C2 (ru) * 2009-11-18 2011-11-20 Российская Федерация, от имени которой выступает Министерство промышленности и торговли Российской Федерации (Минпромторг России) Способ сопряжения компьютера с измерительным оборудованием, измерительная система и ограниченный реверсивный счетчик (варианты)

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2907004A (en) * 1954-10-29 1959-09-29 Rca Corp Serial memory
DE1247050B (de) * 1964-11-25 1967-08-10 Telefunken Patent Einrichtung mit einem Pufferspeicher zur Weitergabe unregelmaessig anfallender Digitaldaten in gleichmaessigen Zeitabstaenden
GB1195899A (en) * 1967-11-21 1970-06-24 Mini Of Technology Improvements in or relating to Synchronising Arrangements in Digital Communications Systems.
US3566363A (en) * 1968-07-11 1971-02-23 Ibm Processor to processor communication in a multiprocessor computer system
NL7011048A (da) * 1970-07-25 1972-01-27
US3699529A (en) * 1971-01-07 1972-10-17 Rca Corp Communication among computers
US3715729A (en) * 1971-03-10 1973-02-06 Ibm Timing control for a multiprocessor system
US3988716A (en) * 1974-08-05 1976-10-26 Nasa Computer interface system
DE2610428C3 (de) * 1976-03-12 1980-06-19 Siemens Ag, 1000 Berlin Und 8000 Muenchen Anordnung zur Steuerung der Zwischenspeicherung von zwischen zwei Funktionseinheiten zu übertragenden Daten in einem Pufferspeicher

Also Published As

Publication number Publication date
AU517304B2 (en) 1981-07-23
GB1575868A (en) 1980-10-01
NO146006B (no) 1982-03-29
DE2807175C2 (de) 1985-07-11
AU3350978A (en) 1979-08-30
MX143953A (es) 1981-08-05
FR2382719B1 (fr) 1985-11-15
IT7820782A0 (it) 1978-03-01
BR7801210A (pt) 1978-10-31
BE864150A (fr) 1978-06-16
CH626484A5 (da) 1981-11-13
IT1092895B (it) 1985-07-12
FI63499B (fi) 1983-02-28
HU176778B (en) 1981-05-28
CA1099363A (en) 1981-04-14
JPS53109437A (en) 1978-09-25
EG13276A (en) 1980-12-31
DE2807175A1 (de) 1978-09-07
NL7802066A (nl) 1978-09-05
FR2382719A1 (fr) 1978-09-29
IN148500B (da) 1981-03-14
NO146006C (no) 1982-07-21
PL204965A1 (pl) 1978-12-18
ES467392A1 (es) 1978-11-01
FI780564A7 (fi) 1978-09-02
NO780697L (no) 1978-09-04
PL113598B1 (en) 1980-12-31
DD134177A5 (de) 1979-02-07
SE399773B (sv) 1978-02-27
US4208713A (en) 1980-06-17
DK91478A (da) 1978-09-02
YU45378A (en) 1982-06-30

Similar Documents

Publication Publication Date Title
FI63499C (fi) Adress- och avbrottsignalgenerator
US4525849A (en) Data transmission facility between two asynchronously controlled data processing systems with a buffer memory
US7116601B2 (en) Pseudo-synchronization of the transportation of data across asynchronous clock domains
KR0145321B1 (ko) 2방향 데이타 전송장치
US5428649A (en) Elastic buffer with bidirectional phase detector
US8713221B1 (en) Rate controlled first in first out (FIFO) queues for clock domain crossing
US4748417A (en) Method and circuit arrangement for switching a clock-controlled device having a plurality of operating statuses
US4811364A (en) Method and apparatus for stabilized data transmission
JPH071901B2 (ja) データ・シンクロナイザ
JPH0220184B2 (da)
CN104978321A (zh) 构造数据队列的方法、装置及从其插入和消费对象的方法
US4694196A (en) Clock recovery circuit
US5799175A (en) Synchronization system and method for plesiochronous signaling
KR20080007506A (ko) 레이턴시에 둔감한 ｆｉｆｏ 시그널링 프로토콜
US8089378B1 (en) Synchronous multi-clock protocol converter
JPS6027060B2 (ja) リツプル・レジスタ装置
CN113491082A (zh) 一种数据处理装置
US20150149809A1 (en) Synchronous bridge circuitry and a method of transferring data using asynchronous bridge circuitry
US9606891B2 (en) Tracing data from an asynchronous interface
JP3765547B2 (ja) Ｆｉｆｏ状態インジケータ
GB1533577A (en) Synchronising means
JP3669591B2 (ja) Ｆｉｆｏメモリ
US5099501A (en) Arrangement for switching a clock to a clock having the same frequency but a lagging clock phase
CN109905146B (zh) 一种基于突发读取的存储扩频码流同步系统
JP2555723B2 (ja) ビット・バッファ回路

Legal Events

Date Code Title Description
MM Patent lapsed

Owner name: OY L M ERICSSON AB