EP2195835A1 - Procédé de fabrication d'une structure micro-électronique impliquant un collage moléculaire - Google Patents
Procédé de fabrication d'une structure micro-électronique impliquant un collage moléculaireInfo
- Publication number
- EP2195835A1 EP2195835A1 EP08869784A EP08869784A EP2195835A1 EP 2195835 A1 EP2195835 A1 EP 2195835A1 EP 08869784 A EP08869784 A EP 08869784A EP 08869784 A EP08869784 A EP 08869784A EP 2195835 A1 EP2195835 A1 EP 2195835A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- layer
- bonding
- coating layer
- oxide
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 14
- 238000004377 microelectronic Methods 0.000 title claims abstract description 14
- 238000001659 ion-beam spectroscopy Methods 0.000 claims abstract description 56
- 239000000463 material Substances 0.000 claims abstract description 52
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 21
- 239000010703 silicon Substances 0.000 claims abstract description 19
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 17
- 238000002360 preparation method Methods 0.000 claims abstract description 5
- 239000010410 layer Substances 0.000 claims description 167
- 238000000034 method Methods 0.000 claims description 40
- 238000000151 deposition Methods 0.000 claims description 36
- 230000008021 deposition Effects 0.000 claims description 32
- 239000011247 coating layer Substances 0.000 claims description 23
- 150000002500 ions Chemical class 0.000 claims description 19
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 18
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 16
- 229910004298 SiO 2 Inorganic materials 0.000 claims description 12
- 230000008569 process Effects 0.000 claims description 10
- 229910002601 GaN Inorganic materials 0.000 claims description 8
- 229910052732 germanium Inorganic materials 0.000 claims description 7
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 7
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 claims description 6
- -1 Ta 2 O 5 Inorganic materials 0.000 claims description 6
- 238000010884 ion-beam technique Methods 0.000 claims description 6
- 229910052751 metal Inorganic materials 0.000 claims description 6
- 239000002184 metal Substances 0.000 claims description 6
- 150000004767 nitrides Chemical class 0.000 claims description 6
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 6
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 5
- 229910052804 chromium Inorganic materials 0.000 claims description 5
- 239000001301 oxygen Substances 0.000 claims description 5
- 229910052760 oxygen Inorganic materials 0.000 claims description 5
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 claims description 4
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 4
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 4
- 229910010413 TiO 2 Inorganic materials 0.000 claims description 4
- 229910001092 metal group alloy Inorganic materials 0.000 claims description 4
- 239000004065 semiconductor Substances 0.000 claims description 4
- WSMQKESQZFQMFW-UHFFFAOYSA-N 5-methyl-pyrazole-3-carboxylic acid Chemical compound CC1=CC(C(O)=O)=NN1 WSMQKESQZFQMFW-UHFFFAOYSA-N 0.000 claims description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 3
- 229910052741 iridium Inorganic materials 0.000 claims description 3
- GQYHUHYESMUTHG-UHFFFAOYSA-N lithium niobate Chemical compound [Li+].[O-][Nb](=O)=O GQYHUHYESMUTHG-UHFFFAOYSA-N 0.000 claims description 3
- 238000005554 pickling Methods 0.000 claims description 3
- 229910052697 platinum Inorganic materials 0.000 claims description 3
- 229910052707 ruthenium Inorganic materials 0.000 claims description 3
- 238000005507 spraying Methods 0.000 claims description 3
- 239000007769 metal material Substances 0.000 claims description 2
- 229910052757 nitrogen Inorganic materials 0.000 claims description 2
- WHXSMMKQMYFTQS-UHFFFAOYSA-N Lithium Chemical compound [Li] WHXSMMKQMYFTQS-UHFFFAOYSA-N 0.000 claims 1
- 229910052744 lithium Inorganic materials 0.000 claims 1
- 239000000758 substrate Substances 0.000 description 98
- 238000010438 heat treatment Methods 0.000 description 11
- 238000004544 sputter deposition Methods 0.000 description 11
- 238000000576 coating method Methods 0.000 description 10
- 238000005498 polishing Methods 0.000 description 10
- 239000011248 coating agent Substances 0.000 description 9
- 238000000926 separation method Methods 0.000 description 9
- 238000005516 engineering process Methods 0.000 description 7
- 239000007789 gas Substances 0.000 description 7
- 239000001257 hydrogen Substances 0.000 description 7
- 229910052739 hydrogen Inorganic materials 0.000 description 7
- 238000000137 annealing Methods 0.000 description 6
- 238000002513 implantation Methods 0.000 description 6
- 239000000126 substance Substances 0.000 description 6
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 5
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 5
- 239000011651 chromium Substances 0.000 description 5
- 239000010408 film Substances 0.000 description 5
- 230000003287 optical effect Effects 0.000 description 5
- 238000005240 physical vapour deposition Methods 0.000 description 5
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 5
- 239000000377 silicon dioxide Substances 0.000 description 5
- 238000011282 treatment Methods 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 238000004140 cleaning Methods 0.000 description 4
- 229910052681 coesite Inorganic materials 0.000 description 4
- 229910052906 cristobalite Inorganic materials 0.000 description 4
- 238000011065 in-situ storage Methods 0.000 description 4
- 239000012212 insulator Substances 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- 229910052682 stishovite Inorganic materials 0.000 description 4
- 229910052905 tridymite Inorganic materials 0.000 description 4
- 229910052724 xenon Inorganic materials 0.000 description 4
- FHNFHKCVQCLJFQ-UHFFFAOYSA-N xenon atom Chemical compound [Xe] FHNFHKCVQCLJFQ-UHFFFAOYSA-N 0.000 description 4
- 239000000956 alloy Substances 0.000 description 3
- 229910052786 argon Inorganic materials 0.000 description 3
- 230000001680 brushing effect Effects 0.000 description 3
- 238000000280 densification Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 238000009434 installation Methods 0.000 description 3
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 3
- 230000007935 neutral effect Effects 0.000 description 3
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Substances [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 3
- 239000007921 spray Substances 0.000 description 3
- 239000010409 thin film Substances 0.000 description 3
- 229910013641 LiNbO 3 Inorganic materials 0.000 description 2
- 229910008051 Si-OH Inorganic materials 0.000 description 2
- 229910006358 Si—OH Inorganic materials 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 238000004630 atomic force microscopy Methods 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 239000000470 constituent Substances 0.000 description 2
- 238000007872 degassing Methods 0.000 description 2
- 238000006731 degradation reaction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- ILSQBBRAYMWZLQ-UHFFFAOYSA-N n-(1,3-benzothiazol-2-ylsulfanyl)-n-propan-2-ylpropan-2-amine Chemical compound C1=CC=C2SC(SN(C(C)C)C(C)C)=NC2=C1 ILSQBBRAYMWZLQ-UHFFFAOYSA-N 0.000 description 2
- 238000004064 recycling Methods 0.000 description 2
- 238000009718 spray deposition Methods 0.000 description 2
- 230000003746 surface roughness Effects 0.000 description 2
- 238000002604 ultrasonography Methods 0.000 description 2
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 229910000676 Si alloy Inorganic materials 0.000 description 1
- 229910020346 SiS 2 Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 229910006774 Si—W Inorganic materials 0.000 description 1
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000001133 acceleration Effects 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 238000004026 adhesive bonding Methods 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 230000005587 bubbling Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 238000002425 crystallisation Methods 0.000 description 1
- 230000008025 crystallization Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 239000003814 drug Substances 0.000 description 1
- 229940079593 drug Drugs 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 238000004299 exfoliation Methods 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 238000009499 grossing Methods 0.000 description 1
- 239000001307 helium Substances 0.000 description 1
- 229910052734 helium Inorganic materials 0.000 description 1
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 230000015654 memory Effects 0.000 description 1
- 230000010070 molecular adhesion Effects 0.000 description 1
- 230000000877 morphologic effect Effects 0.000 description 1
- 239000000615 nonconductor Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000009832 plasma treatment Methods 0.000 description 1
- 230000001737 promoting effect Effects 0.000 description 1
- 238000005086 pumping Methods 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- SCPYDCQAZCOKTP-UHFFFAOYSA-N silanol Chemical compound [SiH3]O SCPYDCQAZCOKTP-UHFFFAOYSA-N 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 239000007858 starting material Substances 0.000 description 1
- 235000011149 sulphuric acid Nutrition 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02266—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by physical ablation of a target, e.g. sputtering, reactive sputtering, physical vapour deposition or pulsed laser deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/0214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being a silicon oxynitride, e.g. SiON or SiON:H
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02181—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing hafnium, e.g. HfO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02183—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing tantalum, e.g. Ta2O5
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02186—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing titanium, e.g. TiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
- H01L21/2003—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
- H01L21/2007—Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/318—Inorganic layers composed of nitrides
Definitions
- the invention relates to a method for manufacturing a microelectronic structure involving a molecular bonding. It aims in particular, but not exclusively, a manufacturing process involving the formation, along the bonding interface, of a thin layer.
- a "microelectronic structure” is an element, or a set, made from means or techniques of microelectronics and can be used in particular in the manufacturing processes of microelectronic and / or optical components and / or micro-mechanics; such a structure may comprise a substrate, for example a semiconductor material, optionally combined with one or more other layers or substrates, so as to allow the formation of these components. These processes often involve substrates formed themselves of several layers, which explains this denomination of structure, even in the case of a single substrate.
- Smart Cut allows the detachment of a thin film vis-à-vis a donor substrate (or substrate or starting structure) and its transfer to another substrate (or layer) called receptor (there may be the intervention of an intermediate receptor substrate between the starting substrate and the final receiving substrate).
- This drug is particularly covered by US Pat. No. 5,374,564 (Bruel) and / or its improvements (one can refer in particular to the document US Pat. No. 6,020,252 (Aspar et al.)).
- the thin layer thus separated from the donor substrate has been transferred to an intermediate receptor substrate, there may be subsequent steps involving the intimate contact of the thin-film face released by the separation from the donor substrate, with a final receiving substrate.
- the substrate can be (on the surface or in its mass) of very varied natures; it is often silicon, but it can also be, in particular, other semiconductor materials, for example those of Group IV of the Mendeleev Table, such as germanium, silicon carbide or alloys silicon-germanium, or materials of the group IM-V or the group M-Vl (GaN, GaAs, InP, etc.).
- molecular bonding also called “direct bonding” since there is no addition of material and therefore no interposition of any adhesive
- direct bonding is a particularly interesting method of connection, insofar as it is capable in principle of ensuring very good mechanical strength, good thermal conductivity, good uniformity of thickness of the bonding interface, etc.
- the donor substrate is a base substrate surmounted by a layer or a stack of layers.
- a silicon donor substrate is typically covered with a layer of thermal silica obtained by simple heat treatment of this donor substrate.
- thermal oxide layer which is easily formed on silicon, is that it makes it possible to obtain a molecular bond of very good quality. It is therefore normal that one sought to form, for other materials, such oxide layers suitable for leading to an effective molecular bonding.
- the material of the donor substrate considered, at least in its portion intended to give the thin layer may not itself be compatible with good molecular bonding with the receiving substrate to which it is to be brought into intimate contact. It may then be necessary to provide for the interposition of at least one so-called bonding layer (with reference to the particular type of connection envisaged). Since such bonding layers can not then be obtained simply by heat treatment of the surface of the donor substrate, a specific deposition treatment is required.
- the substrates to be bonded depositing, on at least one of the substrates to be bonded, one or more thin layers (typically of thicknesses between a few tenths and a few hundred microns); these thin layers are chosen so, not only to allow a good molecular bonding with a substrate, but also to have good adhesion to the substrate on which they are deposited.
- some materials may not withstand a temperature above a critical threshold, typically between 200 ° C. and 700 ° C. depending on the materials.
- a critical threshold typically between 200 ° C. and 700 ° C. depending on the materials.
- the germanium should not be brought to a temperature higher than 600 0 C because it is then formed an oxide GeO x which is unstable temperature; it is understood that the formation of such an oxide must be avoided. It follows that during a possible deposition of a bonding layer, care must be taken not to reach or exceed the critical threshold of any of the constituent materials of the donor substrate.
- some materials can not be worn beyond a boundary temperature between the implantation step and the bonding step, as this could cause a phenomenon of blistering or exfoliation resulting from local untimely separations. level of the implanted layer.
- level of the implanted layer Such a risk appears, for example, from 350 0 C with a GaN donor substrate and from 15O 0 C with a LiTaO 3 donor substrate.
- the desired roughness is less than or equal to 0.6 nm RMS in atomic force microscopy AFM, on 1x1 ⁇ m 2 zones on silicon (the expression AFM here refers to "Atomic Force Microscope").
- AFM atomic force microscopy
- this operation involves increasing the deposited thickness by a value equal to that which will then be removed by polishing to achieve the desired roughness. But there are cases where the increase in the thickness of the deposit is not possible, or is not desirable for economic reasons for example.
- oxides thus deposited for molecular bonding applications often have a number of disadvantages.
- the first frequent drawback is related to the significant roughness observed on the surface after such a PECVD or PVD deposit.
- the value of this roughness increases in general with the thickness of the deposited layer, at least for the very thin layers (that is to say, in the present context, layers whose thicknesses are of the order of a few tens of nanometers).
- mechano-chemical polishing means or so-called “smoothing" etching it is therefore necessary to resort to mechano-chemical polishing means or so-called “smoothing" etching; but, as indicated above, such polishing consumes a portion of the thickness of the deposited layer.
- a second frequent disadvantage is related to the low relative density of CVD type oxide deposits, especially in comparison with the thermal oxide of silicon.
- the density of the deposit often guarantees a good bondability due to a high rate of bonds that can be activated on the surface just before bonding, and especially good thermal stability during subsequent annealing, especially for high temperature applications ( greater than 600 ° C., or even greater than 1000 ° C., for the epitaxial deposition of a layer of GaN, for example).
- the solution adopted is to anneal the bonding layers after the deposit.
- a third frequent disadvantage is related to the high level of hydrogen incorporated in the CVD oxide layers, which is inherent in this deposition process.
- the hydrogen content is higher as the oxide is deposited at low temperature.
- these types of layers generally transform (densification) by releasing a portion of the hydrogen which can then accumulate at the bonding interface with the underlying substrate and cause significant defectivity.
- the increase of the pressure of the gases, accumulated around the defects of the interface opposes the adhesion forces and can generate catastrophic detachment forces which cause the separation of the previously glued plates at ambient temperature.
- the invention proposes taking advantage of a particular type of deposition, in particular of oxide, namely an ion beam sputtering deposit ("Ion Beam Sputtering" in English, or IBS for short), which can be generated at very low temperature (typically less than 100 ° C., or even less than 50 ° C.).
- ion Beam Sputtering in English, or IBS for short
- such a layer of deposited oxide spray IBS has particularly advantageous properties for subsequent molecular bonding with a substrate; indeed, such a layer has a very low roughness after deposition, even in the case where the deposited layer has a thickness equal to or even greater than 400 nm, and a good density which gives it good thermal stability (without the need to apply subsequent densification annealing treatment); in addition, such a layer deposition can be preceded, in the same vacuum cycle as that of this deposition, by a step of attacking the receiving face, promoting adhesion, or by the deposition of other layers, by example one or more metal layers (Cr, Pt, Al, Ru, Ir, in particular).
- IBS ion beam sputtering
- This particular technique differs from known PVD techniques for making layers (see above) in that it is carried out at low temperature (for example at room temperature) while ensuring good adhesion of the deposited layer.
- evaporation techniques can also be performed cold, but do not allow to obtain such adhesion.
- the oxides thus deposited without ion beam heating have, at the deposition stage, morphological and thermochemical characteristics which are closer to those of a thermal silicon oxide than those of a conventional CVD deposit:
- IBS-type deposits a high ability to molecularly bond substrates or microelectronic structures.
- oxides of the IBS type are deposited at very low speed (typically of the order of one angstrom per second), close to that of the thermal oxidation of silicon, which allows a good control of the deposited thickness (within one nanometer).
- the respective roughness values of a deposit of 400 nm of silicon oxide produced on silicon by IBS and in the form of a thermal oxide are, respectively, of:
- SiS 2 , TiO 2 , Ta 2 Os, etc. by IBS, in the field of optics or optronics, because of their optical characteristics ( thickness, refractive index, in particular), related to the fact that this technology allows both a good control of the stoichiometry and thickness of deposited layers (thanks to the moderate rate of deposition).
- SiO2 one can notably refer to the article "Effect of the working gas of the ion-assisted source on the optical and mechanical properties of SiO2 films deposited by dual ion beam sputtering with Si and SiO2 as the starting materials by Jean-Yee Wu and Cheng-Chung Lee, in Applied Optics, Vol 45n No. 15, May 20, 2006, pp. 35103515.
- these layers have both a low surface roughness even for high thicknesses (a few hundred nanometers, or a few tenths of a micron), a high density (or compactness) and a large thermal stability (a low level of hydrogen bonds incorporated in the layers compared with conventional bonding layers, for example of the CVD type, which makes it possible to reduce hydrogen degassing during annealing, which results in good stability).
- the IBS deposits have, for an identical or even lower deposition temperature, fewer silanol (Si-OH) type bonds than the CVD type oxides conventionally used as a molecular bonding layer.
- the IBS layers can be deposited at a low temperature (close to ambient temperature), their use makes it possible to produce molecular bonding layers on structures that prevent significant heating (for example in the case of a structure having an interface previously implanted and can induce a separation (case of the "Smart Cut ®" process).
- the IBS technology makes it possible to deposit not only oxides, but also nitrides, metallic species, oxynitrides (in particular SiO x Ny), etc.
- the invention thus proposes a method of manufacturing a microelectronic structure, comprising:
- IBS ion beam sputtering
- the above definition includes the case where, as will be indicated below, at least one underlying layer is interposed between the first structure and the coating layer: the coating layer is not formed directly on the surface of the first structure (formed of the first material); however, since it is formed in close proximity to it, it is well located on the surface of this structure, albeit indirectly through one or more underlying layer (s).
- the implementation of the ion beam spraying is done at low temperature and leads to the formation of a bonding layer whose properties allow the subsequent realization of a molecular bonding very good quality.
- the implementation of the method of the invention leads to the formation of a structure comprising, on a starting substrate, at least one thin layer of IBS type allowing a molecular bonding of the donor substrate (or structure) with a substrate (or structure) receiver.
- the formation of the coating layer is carried out after pickling of the surface of the first structure inside the chamber where the spray deposition is carried out.
- another coating layer is formed on the second structure before molecular bonding.
- This other coating layer is preferably also carried out by ion beam sputtering.
- This other layer of coating can be made in the same second material as the first coating layer, which guarantees a good molecular bonding.
- the implementation of the invention is advantageously combined with the formation of a thin layer, that is to say that ions are implanted in at least one of the first and second structures in order to form a buried layer of micro-cavities and, after molecular bonding, the fracture of this structure is caused at this buried layer of micro-cavities.
- the implantation step can be performed, either before the formation of the IBS layer, or after this formation, without risk of causing bubbling and separation of the implanted film during the deposition step.
- This second material is preferably an oxide, preferably a silicon oxide. More generally, the bonding layer is advantageously composed of an oxide layer selected from SiO 2 , TiO 2 , Ta 2 O 5 , HfO 2 , etc.
- this second material is a nitride, for example selected from the group consisting of Si 3 N 4 , TiN, WN, CrN.
- the second material is an oxynitride, for example silicon.
- the relative proportions of oxygen and nitrogen of the oxynitride can be fixed, or on the contrary vary in the thickness of the layer (to do this, it is sufficient to vary the parameters of the ion beam sputtering) .
- the second material is a metal element or a metal alloy, for example selected from the group consisting of Cr, Pr, Al, Ru, Ir.
- more than one layer is deposited on the donor substrate, ie there is, under the coating layer, at least one underlying layer, advantageously deposited by sputtering. ion beam.
- the underlying layer is made of a metallic material or a metal alloy and where the coating layer is oxide, which amounts to forming a buried electrode.
- the bonding layer is advantageously amorphous.
- the material on which the IBS layer is formed is preferably a group IV material of the periodic table of the elements, for example a semiconductor material such as silicon. It can also be a material included among the following materials: germanium, gallium nitride, gallium arsenide, lithium tantalate and lithium niobate.
- the thickness of the IBS oxide bonding layer is preferably between a few nanometers and a few hundred nanometers; the thickness of the layer is in fact advantageously less than 1 micron, preferably at most equal to 600 nanometers.
- the structure thus obtained has in practice a roughness of less than about 0.25 nm RMS.
- the surface of the IBS layer for example, in a conventional manner, by means of a chemical mechanical polishing or a UV-ozone treatment, or via a reactive plasma.
- the invention thus proposes a method of manufacturing a microelectronic structure (the term "micro-technological” is sometimes also used) by molecular bonding of a first structure and a second structure, in which at least one of the two structures is formed with a bonding layer having a thickness of less than one micron, preferably less than 600 nm, by sputtering. ion.
- this bonding layer is an oxide, a nitride or an oxynitride of a different element from that of which the underlying structure is constituted; this underlying structure is advantageously constituted by a material different from silicon, having no stable thermal oxide, such as, in particular, germanium, gallium nitride, gallium arsenide, lithium tantalate and lithium niobate, while the bonding layer preferably comprises silicon oxide.
- This bonding layer may be separated from this underlying structure by a metal layer, advantageously deposited, also, by ion beam sputtering.
- This bonding layer is advantageously an electrical insulator and the molecular bonding is advantageously followed by a fracture step, at a temperature at most equal to 400 ° C., preferably at most equal to 200 ° C., at a layer micro-cavities resulting from a previous step ion implantation in the other structures so as to form a semiconductor-on-insulator structure.
- ion beam sputtering is mentioned, fortuitously, in document US 2007/0017438, for the formation of a tangential stressing layer of underlying islands, about a Si-W alloy, but that, to ensure such stressing, this layer is very thick (between several microns and several millimeters), so as to avoid any phenomenon of waviness; this is fundamentally different from the formation of a thin coating (less than one micron) intended to serve as a bonding or bonding layer to allow good molecular bonding between two structures which otherwise could not be effectively bonded molecular way.
- the IBS layer is a bonding layer which, as a result, is normally intended to be buried
- the bonding layer proposed by the aforementioned document is only intended to be released as a surface layer, then etched and heated to alter the stress level of the underlying islands.
- FIG. 1 is a sectional view of a donor substrate being implanted to form a weakened layer
- FIG. 2 is a sectional view of this substrate after deposition of a layer by ion beam sputtering
- FIG. 3 is a view after molecular bonding
- FIG. 4 is a view after separation at the level of the weakened layer
- FIG. 5 is a view of the rest of the donor substrate, ready for a new cycle
- FIG. 6 is a block diagram of an ion beam spray deposition installation.
- Figures 1 to 5 show an example of a method embodying the invention.
- This process comprises the following steps:
- a substrate 1 constituting a first structure having, at least on the surface (or in the immediate vicinity thereof if a thin layer is deposited therein), a first material
- This method thus comprises, in a case of layer transfer (reference 2) from a donor substrate (or first structure) 1 to a receiving substrate (or second structure) 4, a step consisting of an oxide deposition 3, controlled thickness from a few nanometers to a few tenths of a micron, by IBS.
- This deposit is made “cold”, that is to say at a temperature below 100 0 C, typically to 40 0 C (this temperature corresponds to the surface temperature of the substrate due to the deposit), or even at the temperature room.
- This deposit can therefore be made on any substrate, processed or not, without risk of degradation of the result of the previous steps or properties of the surface of the donor substrate.
- This layer 3 sprayed IBS has, in the example of Figures 1 to 5, the main function of being a bonding layer. However, it may have, in addition, other functions such as, in particular:
- Sacrificial layer for example for producing microsystems such as acceleration or pressure sensors, etc.
- Mirror layer or optical filter possibility of introducing an optical function by a stack of layers of different types and / or thicknesses
- Buried electrode for example a metal layer between a substrate and an oxide layer
- Barrier layer for example nitride such as TiN, WN, etc.
- the constituent material of the layer deposited by IBS sputtering is thus an oxide (during the production of a bonding layer), but may therefore alternatively be a nitride, an oxynitride, a metal element or alloy, etc. It should be noted that it is not necessary to carry out densification treatment of IBS oxides since they are already very dense, from the time of deposition, with a density compatible with a very good quality bonding.
- the deposition of the IBS layer takes place before implantation.
- a cleaning is performed in the deposition chamber IBS, before deposition, so as to prepare the surface of the donor substrate, and thus improve the adhesion of the deposited layer on the surface of this substrate.
- Such cleaning may indeed consist of a bombardment of the surface with neutral ions, such as argon or xenon (this preparation can be described as pickling).
- RIBS technology or “Reactive IBS”
- Reactive IBS Reactive IBS
- DIBS Direct IBS
- assistance beam which makes it possible to increase the compactness of the layers but also to control the stoichiometry of the layer during the deposition. possibly playing on an additional gas supply (for example oxygen, in the case of an oxide deposit).
- FIG. 6 is a block diagram of an installation adapted to the implementation of this DIBS technology, in the case, for example, of the formation of a silicon oxide coating on a set of substrates.
- an ion source (sputtering source) 11 which generates a beam 12 of mono-energetic ions (typically between 500 and 1500 eV) positive, defined spatially.
- the beam here formed of argon ions, bombards a target 13 made of the material to be deposited (in this case, SiO2). Sprayed species are emitted in the half-space facing the target and come to condense on the substrates 14 (here carried by a planetary support 14A) to form the coating layer 3 of FIG. 2 (not shown in this FIG. 6),
- an assistance source 15 emitting ions of lower energy (typically from 50 to 100 eV), according to a beam 16 which aims to increase the compactness of the layers deposited on the substrates, but also to control the stoichiometry of these thin layers being deposited (in this case, it is possible to substitute all or part of the ionized neutral gas stream of the source 15 with oxygen or another gas reactive with the layer being formed); this source of assistance can also be used as a source of stripping flux of the substrates before starting the actual deposit.
- this source of assistance can also be used as a source of stripping flux of the substrates before starting the actual deposit.
- the pumping of the deposition chamber is advantageously of "dry" type, to avoid any particulate and organic contamination: the limit vacuum is typically 2.10 8 Torr.
- Layers of typical thickness of 0.1 to 1 micron can be made with or without a source of assistance.
- this assistance source is advantageously used only for stripping the surface of the substrates, for 5 minutes, for example.
- the neutral gas may be argon or xenon.
- deposition gun xenon: voltage of 1000V, intensity of 100mA, and flow rate of 2.1 sccm (that is to say 2.1 cm 3 standard per minute ("standard cubic centimeters per minute"),
- the IBS technology corresponds to very low deposition rates (typically of the order of one angstrom per second, compared with deposition rates of the order of 100 to 1000 angstroms per second in the case of PECVD or LPCVD technologies), which contributes to their high density.
- One way to evaluate the density of a thin coating is to measure the rate of chemical etching (the density of a coating is inversely proportional to this speed).
- PECVD LF deposit around 300 ° C.: speed of 1600 angstroms / min
- HTO DCS HTO DCS
- deposit around 900 ° C. speed of 1550 angstroms / min.
- HTO DCS means "High Temperature Oxide DiChloroSiloxane”
- the etching rate of the coating obtained by sputtering IBS is only slightly greater than that of the thermal oxide, so that its density is only slightly less than that of this thermal oxide. It is observed, on the other hand, that the etching rate of this IBS coating is substantially lower than that of coatings obtained by CVD type techniques, and that its density is therefore substantially higher.
- the oxides deposited by IBS thus allow a quality of bonding comparable to that of a thermal oxide, even when it is not a question of the oxide of the material constituting the carrier substrate, with the advantage of being realized at very high temperatures. low temperature, so to be compatible with any type of substrate, especially processed.
- the implantation takes place in the first structure; alternatively, this implantation takes place in the second structure (there may even be an implantation in the two structures).
- the coating layer is formed on the surface of this first structure, and in a direct manner (therefore directly on the part of this substrate having the first material on the surface); alternatively, this coating layer is made on the second structure; this coating layer may also be deposited indirectly on the surface of this first or second structure, on an underlayer (or underlying layer), formed on the surface of this structure (possibly also by sputtering). ion). There may also be a coating layer on each of the two structures.
- a crystalline GaN substrate ( 70 Ga 14 N) is implanted with H ions under the following conditions:
- a SiO 2 layer with a thickness of between 500 nm and 1 micron is then deposited by IBS sputtering onto the implanted substrate.
- the GaN substrate Prior to the actual deposition step, the GaN substrate is cleaned, in situ (in the IBS deposition chamber), by a stripping step for 5 minutes.
- the GaN substrate carrying the oxide layer is then adhesively bonded to a sapphire substrate.
- a plasma treatment is carried out on the surface of the oxide layer, for example an O 2 plasma.
- the fracture at the level of the implanted layer is then caused by a heat treatment in the range from 200 ° C. to 400 ° C.
- the oxide layer obtained by IBS is, by its density, quite suitable for a subsequent step of epitaxy at high temperature (typically between 1000 0 C and 1100 0 C) to form the active layers of the diodes LED.
- LiTaO 3 substrate is implanted, through the oxide layer, with H ions under the following conditions:
- the LiTaO 3 substrate, with the oxide layer, is then adhesively bonded to a LiTaO 3 substrate, covered with a chromium bonding layer.
- the bonding is for example carried out by a chemical cleaning, by a bath called "Caro" (H2SO4 / H2O2).
- a LiTa ⁇ 3 / SiO 2 / Cr / LiTaO 3 structure is thus obtained which can, for example, be used for the production of ferroelectric memories.
- the substrate is then implanted, through the oxide layer, with H ions under the following conditions:
- the substrate, with the oxide layer is then adhesively bonded to a silicon substrate coated with a thermal oxide layer.
- a chemical-mechanical polishing of the oxide layer followed by brushing and rinsing the plates.
- the fracture is then caused at the level of the implanted layer, by a heat treatment of 330 0 C - 1 h.
- GeOI Germanium on insulator or "Ge On Insulator”
- This substrate is bonded, by molecular adhesion, to another LiTaO 3 substrate, on which IBS sputtering has previously been deposited. 400 nm Si ⁇ 2 layer, using chemical mechanical polishing and brushing.
- the fracture is provoked at a temperature below 200 ° C., for example by application of mechanical stresses.
- a LiTa ⁇ 3 / electrode / insulator / LiTaO 3 structure is thus obtained.
- He-ions are implanted in this substrate under the following conditions:
- SiO 2 layer 600 nm thick is then deposited by IBS sputtering.
- This substrate coated with SiO 2 is adhesively bonded to a second silicon substrate, covered with a 600 nm layer of SiO 2 also by IBS sputtering.
- the fracture is caused at the level of the implanted layer and obtains a Si / Si ⁇ 2 / LiNb ⁇ 3 structure , which therefore comprises a buried insulating layer.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Optics & Photonics (AREA)
- Recrystallisation Techniques (AREA)
- Formation Of Insulating Films (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR0758282A FR2922359B1 (fr) | 2007-10-12 | 2007-10-12 | Procede de fabrication d'une structure micro-electronique impliquant un collage moleculaire |
PCT/FR2008/001427 WO2009087290A1 (fr) | 2007-10-12 | 2008-10-10 | Procédé de fabrication d'une structure micro-électronique impliquant un collage moléculaire |
Publications (1)
Publication Number | Publication Date |
---|---|
EP2195835A1 true EP2195835A1 (fr) | 2010-06-16 |
Family
ID=39494360
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP08869784A Withdrawn EP2195835A1 (fr) | 2007-10-12 | 2008-10-10 | Procédé de fabrication d'une structure micro-électronique impliquant un collage moléculaire |
Country Status (5)
Country | Link |
---|---|
US (1) | US20100216294A1 (fr) |
EP (1) | EP2195835A1 (fr) |
JP (1) | JP2011503839A (fr) |
FR (1) | FR2922359B1 (fr) |
WO (1) | WO2009087290A1 (fr) |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2748851B1 (fr) | 1996-05-15 | 1998-08-07 | Commissariat Energie Atomique | Procede de realisation d'une couche mince de materiau semiconducteur |
FR2773261B1 (fr) * | 1997-12-30 | 2000-01-28 | Commissariat Energie Atomique | Procede pour le transfert d'un film mince comportant une etape de creation d'inclusions |
FR2848336B1 (fr) | 2002-12-09 | 2005-10-28 | Commissariat Energie Atomique | Procede de realisation d'une structure contrainte destinee a etre dissociee |
FR2856844B1 (fr) | 2003-06-24 | 2006-02-17 | Commissariat Energie Atomique | Circuit integre sur puce de hautes performances |
FR2861497B1 (fr) | 2003-10-28 | 2006-02-10 | Soitec Silicon On Insulator | Procede de transfert catastrophique d'une couche fine apres co-implantation |
FR2891281B1 (fr) | 2005-09-28 | 2007-12-28 | Commissariat Energie Atomique | Procede de fabrication d'un element en couches minces. |
FR2910179B1 (fr) | 2006-12-19 | 2009-03-13 | Commissariat Energie Atomique | PROCEDE DE FABRICATION DE COUCHES MINCES DE GaN PAR IMPLANTATION ET RECYCLAGE D'UN SUBSTRAT DE DEPART |
FR2947098A1 (fr) | 2009-06-18 | 2010-12-24 | Commissariat Energie Atomique | Procede de transfert d'une couche mince sur un substrat cible ayant un coefficient de dilatation thermique different de celui de la couche mince |
FR2962598B1 (fr) * | 2010-07-06 | 2012-08-17 | Commissariat Energie Atomique | Procede d'implantation d'un materiau piezoelectrique |
KR101219358B1 (ko) * | 2011-07-26 | 2013-01-21 | 삼성코닝정밀소재 주식회사 | 기판 분리 방법 및 이를 이용한 접합기판 제조방법 |
US9257339B2 (en) * | 2012-05-04 | 2016-02-09 | Silicon Genesis Corporation | Techniques for forming optoelectronic devices |
JPWO2014129433A1 (ja) * | 2013-02-19 | 2017-02-02 | 日本碍子株式会社 | 複合基板及び半導体デバイスの製法 |
JP2016149444A (ja) * | 2015-02-12 | 2016-08-18 | 住友電気工業株式会社 | 窒化ガリウム複合基板およびその製造方法 |
FR3049761B1 (fr) * | 2016-03-31 | 2018-10-05 | Soitec | Procede de fabrication d'une structure pour former un circuit integre monolithique tridimensionnel |
CN111199962A (zh) * | 2018-11-16 | 2020-05-26 | 东泰高科装备科技有限公司 | 太阳能电池及其制备方法 |
US11610846B2 (en) * | 2019-04-12 | 2023-03-21 | Adeia Semiconductor Bonding Technologies Inc. | Protective elements for bonded structures including an obstructive element |
US11205625B2 (en) | 2019-04-12 | 2021-12-21 | Invensas Bonding Technologies, Inc. | Wafer-level bonding of obstructive elements |
US11373963B2 (en) | 2019-04-12 | 2022-06-28 | Invensas Bonding Technologies, Inc. | Protective elements for bonded structures |
US11385278B2 (en) | 2019-05-23 | 2022-07-12 | Invensas Bonding Technologies, Inc. | Security circuitry for bonded structures |
US11347001B2 (en) * | 2020-04-01 | 2022-05-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure and method of fabricating the same |
US11340512B2 (en) * | 2020-04-27 | 2022-05-24 | Raytheon Bbn Technologies Corp. | Integration of electronics with Lithium Niobate photonics |
Family Cites Families (100)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2245779B1 (fr) * | 1973-09-28 | 1978-02-10 | Cit Alcatel | |
US3957107A (en) * | 1975-02-27 | 1976-05-18 | The United States Of America As Represented By The Secretary Of The Air Force | Thermal switch |
GB1542299A (en) * | 1976-03-23 | 1979-03-14 | Warner Lambert Co | Blade shields |
US4074139A (en) * | 1976-12-27 | 1978-02-14 | Rca Corporation | Apparatus and method for maskless ion implantation |
DE2849184A1 (de) * | 1978-11-13 | 1980-05-22 | Bbc Brown Boveri & Cie | Verfahren zur herstellung eines scheibenfoermigen silizium-halbleiterbauelementes mit negativer anschraegung |
US4324631A (en) * | 1979-07-23 | 1982-04-13 | Spin Physics, Inc. | Magnetron sputtering of magnetic materials |
US4244348A (en) * | 1979-09-10 | 1981-01-13 | Atlantic Richfield Company | Process for cleaving crystalline materials |
FR2475068B1 (fr) * | 1980-02-01 | 1986-05-16 | Commissariat Energie Atomique | Procede de dopage de semi-conducteurs |
FR2529383A1 (fr) * | 1982-06-24 | 1983-12-30 | Commissariat Energie Atomique | Porte-cible a balayage mecanique utilisable notamment pour l'implantation d'ioris |
FR2537777A1 (fr) * | 1982-12-10 | 1984-06-15 | Commissariat Energie Atomique | Procede et dispositif d'implantation de particules dans un solide |
US4500563A (en) * | 1982-12-15 | 1985-02-19 | Pacific Western Systems, Inc. | Independently variably controlled pulsed R.F. plasma chemical vapor processing |
GB2144343A (en) * | 1983-08-02 | 1985-03-06 | Standard Telephones Cables Ltd | Optical fibre manufacture |
US4567505A (en) * | 1983-10-27 | 1986-01-28 | The Board Of Trustees Of The Leland Stanford Junior University | Heat sink and method of attaching heat sink to a semiconductor integrated circuit and the like |
US4566403A (en) * | 1985-01-30 | 1986-01-28 | Sovonics Solar Systems | Apparatus for microwave glow discharge deposition |
JPS6288137A (ja) * | 1985-10-14 | 1987-04-22 | Sumitomo Special Metals Co Ltd | 磁気ディスク用基板の製造方法 |
US4717683A (en) * | 1986-09-23 | 1988-01-05 | Motorola Inc. | CMOS process |
EP0284818A1 (fr) * | 1987-04-03 | 1988-10-05 | BBC Brown Boveri AG | Procédé et dispositif pour lier des couches |
JPS63254762A (ja) * | 1987-04-13 | 1988-10-21 | Nissan Motor Co Ltd | Cmos半導体装置 |
US5015353A (en) * | 1987-09-30 | 1991-05-14 | The United States Of America As Represented By The Secretary Of The Navy | Method for producing substoichiometric silicon nitride of preselected proportions |
US5200805A (en) * | 1987-12-28 | 1993-04-06 | Hughes Aircraft Company | Silicon carbide:metal carbide alloy semiconductor and method of making the same |
US4904610A (en) * | 1988-01-27 | 1990-02-27 | General Instrument Corporation | Wafer level process for fabricating passivated semiconductor devices |
DE3803424C2 (de) * | 1988-02-05 | 1995-05-18 | Gsf Forschungszentrum Umwelt | Verfahren zur quantitativen, tiefendifferentiellen Analyse fester Proben |
US4894709A (en) * | 1988-03-09 | 1990-01-16 | Massachusetts Institute Of Technology | Forced-convection, liquid-cooled, microchannel heat sinks |
US4996077A (en) * | 1988-10-07 | 1991-02-26 | Texas Instruments Incorporated | Distributed ECR remote plasma processing and apparatus |
US4891329A (en) * | 1988-11-29 | 1990-01-02 | University Of North Carolina | Method of forming a nonsilicon semiconductor on insulator structure |
US4929566A (en) * | 1989-07-06 | 1990-05-29 | Harris Corporation | Method of making dielectrically isolated integrated circuits using oxygen implantation and expitaxial growth |
US5013681A (en) * | 1989-09-29 | 1991-05-07 | The United States Of America As Represented By The Secretary Of The Navy | Method of producing a thin silicon-on-insulator layer |
US5310446A (en) * | 1990-01-10 | 1994-05-10 | Ricoh Company, Ltd. | Method for producing semiconductor film |
DE69123143T2 (de) * | 1990-05-09 | 1997-04-03 | Lanxide Technology Co Ltd | Dünne mmc's und deren herstellung |
US5198371A (en) * | 1990-09-24 | 1993-03-30 | Biota Corp. | Method of making silicon material with enhanced surface mobility by hydrogen ion implantation |
US5618739A (en) * | 1990-11-15 | 1997-04-08 | Seiko Instruments Inc. | Method of making light valve device using semiconductive composite substrate |
US5300788A (en) * | 1991-01-18 | 1994-04-05 | Kopin Corporation | Light emitting diode bars and arrays and method of making same |
US5110748A (en) * | 1991-03-28 | 1992-05-05 | Honeywell Inc. | Method for fabricating high mobility thin film transistors as integrated drivers for active matrix display |
FR2681472B1 (fr) * | 1991-09-18 | 1993-10-29 | Commissariat Energie Atomique | Procede de fabrication de films minces de materiau semiconducteur. |
JP3416163B2 (ja) * | 1992-01-31 | 2003-06-16 | キヤノン株式会社 | 半導体基板及びその作製方法 |
JPH05235312A (ja) * | 1992-02-19 | 1993-09-10 | Fujitsu Ltd | 半導体基板及びその製造方法 |
US5614019A (en) * | 1992-06-08 | 1997-03-25 | Air Products And Chemicals, Inc. | Method for the growth of industrial crystals |
US5400458A (en) * | 1993-03-31 | 1995-03-28 | Minnesota Mining And Manufacturing Company | Brush segment for industrial brushes |
FR2714524B1 (fr) * | 1993-12-23 | 1996-01-26 | Commissariat Energie Atomique | Procede de realisation d'une structure en relief sur un support en materiau semiconducteur |
DE69423594T2 (de) * | 1993-12-28 | 2000-07-20 | Honda Giken Kogyo K.K., Tokio/Tokyo | Gaszufuhrmechanismus für Gasbrennkraftmaschine |
DE4400985C1 (de) * | 1994-01-14 | 1995-05-11 | Siemens Ag | Verfahren zur Herstellung einer dreidimensionalen Schaltungsanordnung |
US5880010A (en) * | 1994-07-12 | 1999-03-09 | Sun Microsystems, Inc. | Ultrathin electronics |
FR2725074B1 (fr) * | 1994-09-22 | 1996-12-20 | Commissariat Energie Atomique | Procede de fabrication d'une structure comportant une couche mince semi-conductrice sur un substrat |
JP3743519B2 (ja) * | 1994-10-18 | 2006-02-08 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | シリコン−酸化物薄層の製造方法 |
FR2738671B1 (fr) * | 1995-09-13 | 1997-10-10 | Commissariat Energie Atomique | Procede de fabrication de films minces a materiau semiconducteur |
FR2748851B1 (fr) * | 1996-05-15 | 1998-08-07 | Commissariat Energie Atomique | Procede de realisation d'une couche mince de materiau semiconducteur |
FR2748850B1 (fr) * | 1996-05-15 | 1998-07-24 | Commissariat Energie Atomique | Procede de realisation d'un film mince de materiau solide et applications de ce procede |
US5863832A (en) * | 1996-06-28 | 1999-01-26 | Intel Corporation | Capping layer in interconnect system and method for bonding the capping layer onto the interconnect system |
US5897331A (en) * | 1996-11-08 | 1999-04-27 | Midwest Research Institute | High efficiency low cost thin film silicon solar cell design and method for making |
US6054363A (en) * | 1996-11-15 | 2000-04-25 | Canon Kabushiki Kaisha | Method of manufacturing semiconductor article |
DE19648501A1 (de) * | 1996-11-22 | 1998-05-28 | Max Planck Gesellschaft | Verfahren für die lösbare Verbindung und anschließende Trennung reversibel gebondeter und polierter Scheiben sowie eine Waferstruktur und Wafer |
EP0851513B1 (fr) * | 1996-12-27 | 2007-11-21 | Canon Kabushiki Kaisha | Méthode de fabrication d'un composant semiconducteur et méthode de fabrication d'une cellule solaire |
JPH10275752A (ja) * | 1997-03-28 | 1998-10-13 | Ube Ind Ltd | 張合わせウエハ−及びその製造方法、基板 |
US6013954A (en) * | 1997-03-31 | 2000-01-11 | Nec Corporation | Semiconductor wafer having distortion-free alignment regions |
US6162705A (en) * | 1997-05-12 | 2000-12-19 | Silicon Genesis Corporation | Controlled cleavage process and resulting device using beta annealing |
US6033974A (en) * | 1997-05-12 | 2000-03-07 | Silicon Genesis Corporation | Method for controlled cleaving process |
US5877070A (en) * | 1997-05-31 | 1999-03-02 | Max-Planck Society | Method for the transfer of thin layers of monocrystalline material to a desirable substrate |
US6534380B1 (en) * | 1997-07-18 | 2003-03-18 | Denso Corporation | Semiconductor substrate and method of manufacturing the same |
US6316820B1 (en) * | 1997-07-25 | 2001-11-13 | Hughes Electronics Corporation | Passivation layer and process for semiconductor devices |
US5882987A (en) * | 1997-08-26 | 1999-03-16 | International Business Machines Corporation | Smart-cut process for the production of thin semiconductor material films |
FR2773261B1 (fr) * | 1997-12-30 | 2000-01-28 | Commissariat Energie Atomique | Procede pour le transfert d'un film mince comportant une etape de creation d'inclusions |
JP3501642B2 (ja) * | 1997-12-26 | 2004-03-02 | キヤノン株式会社 | 基板処理方法 |
US6054370A (en) * | 1998-06-30 | 2000-04-25 | Intel Corporation | Method of delaminating a pre-fabricated transistor layer from a substrate for placement on another wafer |
FR2781925B1 (fr) * | 1998-07-30 | 2001-11-23 | Commissariat Energie Atomique | Transfert selectif d'elements d'un support vers un autre support |
FR2784795B1 (fr) * | 1998-10-16 | 2000-12-01 | Commissariat Energie Atomique | Structure comportant une couche mince de materiau composee de zones conductrices et de zones isolantes et procede de fabrication d'une telle structure |
FR2784800B1 (fr) * | 1998-10-20 | 2000-12-01 | Commissariat Energie Atomique | Procede de realisation de composants passifs et actifs sur un meme substrat isolant |
US6346458B1 (en) * | 1998-12-31 | 2002-02-12 | Robert W. Bower | Transposed split of ion cut materials |
GB2347230B (en) * | 1999-02-23 | 2003-04-16 | Marconi Electronic Syst Ltd | Optical slow-wave modulator |
US6362082B1 (en) * | 1999-06-28 | 2002-03-26 | Intel Corporation | Methodology for control of short channel effects in MOS transistors |
US6263941B1 (en) * | 1999-08-10 | 2001-07-24 | Silicon Genesis Corporation | Nozzle for cleaving substrates |
US6521477B1 (en) * | 2000-02-02 | 2003-02-18 | Raytheon Company | Vacuum package fabrication of integrated circuit components |
US6548375B1 (en) * | 2000-03-16 | 2003-04-15 | Hughes Electronics Corporation | Method of preparing silicon-on-insulator substrates particularly suited for microwave applications |
FR2809867B1 (fr) * | 2000-05-30 | 2003-10-24 | Commissariat Energie Atomique | Substrat fragilise et procede de fabrication d'un tel substrat |
JP2002016150A (ja) * | 2000-06-29 | 2002-01-18 | Nec Corp | 半導体記憶装置及びその製造方法 |
US20020005990A1 (en) * | 2000-07-11 | 2002-01-17 | Nikon Corporation | Optical element formed with optical thin film and exposure apparatus |
FR2811807B1 (fr) * | 2000-07-12 | 2003-07-04 | Commissariat Energie Atomique | Procede de decoupage d'un bloc de materiau et de formation d'un film mince |
KR100414479B1 (ko) * | 2000-08-09 | 2004-01-07 | 주식회사 코스타트반도체 | 반도체 패키징 공정의 이식성 도전패턴을 갖는 테이프 및그 제조방법 |
US6600173B2 (en) * | 2000-08-30 | 2003-07-29 | Cornell Research Foundation, Inc. | Low temperature semiconductor layering and three-dimensional electronic circuits using the layering |
FR2823596B1 (fr) * | 2001-04-13 | 2004-08-20 | Commissariat Energie Atomique | Substrat ou structure demontable et procede de realisation |
FR2823599B1 (fr) * | 2001-04-13 | 2004-12-17 | Commissariat Energie Atomique | Substrat demomtable a tenue mecanique controlee et procede de realisation |
FR2833106B1 (fr) * | 2001-12-03 | 2005-02-25 | St Microelectronics Sa | Circuit integre comportant un composant auxiliaire, par exemple un composant passif ou un microsysteme electromecanique, dispose au-dessus d'une puce electronique, et procede de fabrication correspondant |
FR2835097B1 (fr) * | 2002-01-23 | 2005-10-14 | Procede optimise de report d'une couche mince de carbure de silicium sur un substrat d'accueil | |
FR2842349B1 (fr) * | 2002-07-09 | 2005-02-18 | Transfert d'une couche mince a partir d'une plaquette comprenant une couche tampon | |
US7535100B2 (en) * | 2002-07-12 | 2009-05-19 | The United States Of America As Represented By The Secretary Of The Navy | Wafer bonding of thinned electronic materials and circuits to high performance substrates |
KR100511656B1 (ko) * | 2002-08-10 | 2005-09-07 | 주식회사 실트론 | 나노 에스오아이 웨이퍼의 제조방법 및 그에 따라 제조된나노 에스오아이 웨이퍼 |
FR2847075B1 (fr) * | 2002-11-07 | 2005-02-18 | Commissariat Energie Atomique | Procede de formation d'une zone fragile dans un substrat par co-implantation |
FR2850487B1 (fr) * | 2002-12-24 | 2005-12-09 | Commissariat Energie Atomique | Procede de realisation de substrats mixtes et structure ainsi obtenue |
US20040124509A1 (en) * | 2002-12-28 | 2004-07-01 | Kim Sarah E. | Method and structure for vertically-stacked device contact |
FR2892228B1 (fr) * | 2005-10-18 | 2008-01-25 | Soitec Silicon On Insulator | Procede de recyclage d'une plaquette donneuse epitaxiee |
US7018909B2 (en) * | 2003-02-28 | 2006-03-28 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Forming structures that include a relaxed or pseudo-relaxed layer on a substrate |
US7109092B2 (en) * | 2003-05-19 | 2006-09-19 | Ziptronix, Inc. | Method of room temperature covalent bonding |
FR2855910B1 (fr) * | 2003-06-06 | 2005-07-15 | Commissariat Energie Atomique | Procede d'obtention d'une couche tres mince par amincissement par auto-portage provoque |
FR2857983B1 (fr) * | 2003-07-24 | 2005-09-02 | Soitec Silicon On Insulator | Procede de fabrication d'une couche epitaxiee |
US7279369B2 (en) * | 2003-08-21 | 2007-10-09 | Intel Corporation | Germanium on insulator fabrication via epitaxial germanium bonding |
US20050067377A1 (en) * | 2003-09-25 | 2005-03-31 | Ryan Lei | Germanium-on-insulator fabrication utilizing wafer bonding |
US7029980B2 (en) * | 2003-09-25 | 2006-04-18 | Freescale Semiconductor Inc. | Method of manufacturing SOI template layer |
FR2877491B1 (fr) * | 2004-10-29 | 2007-01-19 | Soitec Silicon On Insulator | Structure composite a forte dissipation thermique |
US7754008B2 (en) * | 2005-07-19 | 2010-07-13 | The Regents Of The University Of California | Method of forming dislocation-free strained thin films |
FR2899378B1 (fr) * | 2006-03-29 | 2008-06-27 | Commissariat Energie Atomique | Procede de detachement d'un film mince par fusion de precipites |
FR2910179B1 (fr) * | 2006-12-19 | 2009-03-13 | Commissariat Energie Atomique | PROCEDE DE FABRICATION DE COUCHES MINCES DE GaN PAR IMPLANTATION ET RECYCLAGE D'UN SUBSTRAT DE DEPART |
-
2007
- 2007-10-12 FR FR0758282A patent/FR2922359B1/fr not_active Expired - Fee Related
-
2008
- 2008-10-10 WO PCT/FR2008/001427 patent/WO2009087290A1/fr active Application Filing
- 2008-10-10 EP EP08869784A patent/EP2195835A1/fr not_active Withdrawn
- 2008-10-10 JP JP2010528449A patent/JP2011503839A/ja not_active Withdrawn
- 2008-10-10 US US12/682,522 patent/US20100216294A1/en not_active Abandoned
Non-Patent Citations (1)
Title |
---|
See references of WO2009087290A1 * |
Also Published As
Publication number | Publication date |
---|---|
FR2922359A1 (fr) | 2009-04-17 |
US20100216294A1 (en) | 2010-08-26 |
JP2011503839A (ja) | 2011-01-27 |
WO2009087290A1 (fr) | 2009-07-16 |
FR2922359B1 (fr) | 2009-12-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2195835A1 (fr) | Procédé de fabrication d'une structure micro-électronique impliquant un collage moléculaire | |
EP1902463B1 (fr) | Procede de diminution de la rugosite d'une couche epaisse d'isolant | |
EP1922752B1 (fr) | Procede de report d'une couche mince sur un support | |
EP1631984B1 (fr) | Procédé d'obtention d 'une structure comprenant un substrat support et une couche ultramince | |
FR2911430A1 (fr) | "procede de fabrication d'un substrat hybride" | |
FR3068508B1 (fr) | Procede de transfert d'une couche mince sur un substrat support presentant des coefficients de dilatation thermique differents | |
EP2764535B1 (fr) | Procédé de double report de couche | |
EP1879220A2 (fr) | Procédé de collage hydrophobe direct de deux substrats utilisés en électronique, optique ou opto-électronique. | |
WO2002037556A1 (fr) | Procede de fabrication d'une structure empilee comprenant une couche mince adherant a un substrat cible | |
FR2867310A1 (fr) | Technique d'amelioration de la qualite d'une couche mince prelevee | |
FR2910702A1 (fr) | Procede de fabrication d'un substrat mixte | |
WO2001011667A1 (fr) | Procede de transfert d'une couche mince comportant une etape de surfragilisation | |
WO2008031980A1 (fr) | Procede de transfert d'une couche a haute temperature | |
FR2907966A1 (fr) | Procede de fabrication d'un substrat. | |
EP4128328B1 (fr) | Procede de fabrication d'une structure composite comprenant une couche mince en sic monocristallin sur un substrat support en sic | |
EP4128329B1 (fr) | Procede de fabrication d'une structure composite comprenant une couche mince en sic monocristallin sur un substrat support en sic | |
EP1631982B1 (fr) | Procede d'obtention d'une couche tres mince par amincissement par auto-portage provoque | |
EP3185279B1 (fr) | Procede de collage direct entre deux structures | |
WO2023084164A1 (fr) | Procede de preparation d'une couche mince en materiau ferroelectrique | |
FR2928031A1 (fr) | Procede de transfert d'une couche mince sur un substrat support. | |
FR2858461A1 (fr) | Realisation d'une structure comprenant une couche protegeant contre des traitements chimiques | |
FR2849268A1 (fr) | Procede de fabrication d'un substrat demontable | |
FR3059149A1 (fr) | Procede de fabrication d'un film mince a base d'inp ou de gaas | |
FR2914494A1 (fr) | Procede de report d'une couche mince de materiau | |
FR2915624A1 (fr) | Procedes de collage et de fabrication d'un substrat du type a couche enterree tres fine. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20100331 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA MK RS |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: TAUZIN, AURELIE Inventor name: MOULET, JEAN-SEBASTIEN Inventor name: DUBARRY, CHRISTOPHE Inventor name: RABAROT, MARC |
|
DAX | Request for extension of the european patent (deleted) | ||
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20140502 |