EP0663726B1 - Ausgangstreiberschaltung - Google Patents
Ausgangstreiberschaltung Download PDFInfo
- Publication number
- EP0663726B1 EP0663726B1 EP95200026A EP95200026A EP0663726B1 EP 0663726 B1 EP0663726 B1 EP 0663726B1 EP 95200026 A EP95200026 A EP 95200026A EP 95200026 A EP95200026 A EP 95200026A EP 0663726 B1 EP0663726 B1 EP 0663726B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- output
- transistor
- gate
- node
- nmos transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
- H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
Definitions
- the present invention relates to an output driver circuit in which the Generation of electromagnetic interference at high switching speeds is significantly reduced.
- the circuit contains two capacitors that are between the output node and the gates of the output transistors connected in negative feedback are, whereby the edge steepness of the output signal is reduced.
- EP-A-0368524 describes an output driver circuit, wherein also Capacitors between the output and the gates of the output transistors are switched to reduce the switching speed of the output transistors and thus the voltage peak in the supply voltage and in the Reduce ground line.
- EP-A-0379881 describes an output driver circuit, wherein a only capacitor between the output node and the gate of a lower one Output transistor is connected to the voltage at the gate of this output transistor to be able to shape in a certain way.
- the capacitors are used in combination with the two resistors and the inverter, which are in the path of the input signal to reduce the steepness of the output signal transitions.
- This Measures cause an impermissibly long delay, moreover, the Output signal edges cannot be well defined.
- the circuit in the second Document also suffers from a too long delay, although here the Output signal edges through the operation of the lower transistor with a Operating voltage, which changes with the square root of time, with higher Precision can be designed.
- Also in the third document is for the reduction of Edge steepness, through the ramp-like control signal for the Output transistors, an extension of the switching time accepted.
- EP-A-0439407 describes a driver circuit which is faster Switching of the output signal with simultaneous reduction of the Interference voltages.
- two output transistors are used during the Switchover phase additionally charged by two driver transistors.
- This Transistors are each connected to the gates of the output transistors and are switched off when their own threshold voltage is reached, whereby the Switching process then runs again at normal speed.
- driver transistors Because the driver transistors after reaching their own threshold voltage switched off is not a direct link to the duration of the charging process the output transistors. Due to this acceleration, a Interference voltage generated. After switching off the driver transistors, the Output transistors continue to be charged, with no additional reduction of the Slope is made.
- JP-2309810 specifies a circuit with which interference is reduced without delaying the switchover.
- a power source With a power source, a Output transistor loaded, which also with a second current source is loaded. This increases the charge on the gate of the output transistor very much fast.
- the second power source is through a delay inverter switched off. In this circuit too, the second current source is switched off to accelerate the charging of the output transistor not to the Threshold voltage of the output transistor coupled.
- the object of the invention is to provide a circuit which emits the avoids unwanted high-frequency signals without impermissibly long Causing delays.
- Fig. 1 there are two complementary MOS output transistors M1 and M2 in series between the positive supply voltage and ground, with an output node N1 in the coupling point between the two output transistors arises, which is connected to an output connection.
- the gate of the output transistor M1 is with a Coupling point N3 connected, which continues with a number Elements, namely a capacitor C1, a first current source 10, a first acceleration circuit 12 and a switch 18.
- that is Gate of the output transistor M2 with a node N4 connected which is further connected to a capacitor C2, a second current source 20, a second acceleration circuit 22 and a further switch 28 is connected.
- the capacitors C1 and C2 are connected to the output node N1 connected.
- the output transistor M1 together with capacitor C1 a Miller integrator represents when a constant current is supplied to the node N3 becomes.
- the output transistor also sets accordingly M2 with capacitor C2 a Miller integrator represents.
- the output driver circuit shown is about two separate inputs DPU and DPD controlled.
- the further one Description of the function of the output driver circuit is connected to the first output transistor M1 with the associated Elements limited because the output transistor M2 and the corresponding elements are mirror images work. It is only noted that the two Input signals must have the same signal level.
- the signal at the input DPU controls switch 18 as well the acceleration circuit 12 and the current source 10 on.
- switch is 18 closed, so that the node N3 the positive Supply voltage leads and the output transistor M1 completely turns off while the accelerator circuit 12 and the power source 10 are turned off.
- the Switch 18 opens, and at the same time the power source 10 and the acceleration circuit 12 turned on.
- the current of the current source 10 is through a Current control circuit 30 set to a value that together with the value of capacitor C1 the desired one Output edge generated at the output node N1.
- the acceleration circuit 12 contains another Current source 14, the node N3 a high current feeds. This will after the signal has passed to the DPU the node N3 very quickly becomes negative until it becomes one Value reached at which a threshold circuit 16 in the Accelerating circuit 12 responds and the power source 14 turns off.
- the threshold value of the threshold circuit 16 is preferably approximately equal to the threshold voltage, at which to conduct the output transistor M1 begins. As a result, the voltage of the node N3 quickly after a signal transition to DPU brought a value at which the output transistor M1 to leading begins. After that, however, only the minor flows Current of the current source 10, so that now the voltage at Output node N1 increases in a desired manner, namely linearly in time when the current source 10 a delivers constant current. This linear increase continues with only a slight delay after a signal change of the DPU signal.
- the current control circuit 30 can thus via the input PDWN can be controlled that they are the current source 10 and accordingly the power source 20 to a high current toggles. This then creates on the output node a steep signal transition N1, which in certain cases can be cheaper.
- circuit diagram in Fig. 2 shows one possibility for the exact structure of the current sources 10 and 20 and Accelerator circuits 12 and 22 respectively again only the upper part of the output driver circuit described, since the other circuit part with the lower Output transistor works in mirror image accordingly.
- the series circuit is in the acceleration circuit of transistors M90 and M91 with the input of the inverter M92, M93 and the gate of the upper output transistor M1 in a coupling point N3 coupled.
- One of the series Is an NMOS transistor M91 that transistors with the lower supply voltage Vss, i.e. with mass is coupled and the gate of the signal at the input DPU is fed via an inverter IV1.
- the second The transistor of the series circuit is a PMOS transistor M90, which is between the transistor M91 and coupling point N3 is arranged and its gate with the output of Inverters M92, M93 is coupled.
- Another PMOS transistor M6 is between the upper supply voltage and the coupling point N3, and another NMOS Transistor M3 is coupled to coupling point N3.
- a Resistor R2 is between the coupling point N3 and the Gate of upper output transistor M1 inserted to prevent a pulse interspersed on the output a voltage breakdown in the gate-drain path of the Output transistor M1 caused. Between the coupling point N3 and the output node N1 is the capacitor C1 arranged.
- the DPU input is connected to the gates via an inverter IV1 of the NMOS transistor M91 and the PMOS transistor M6 and via a further inverter IV2 with the source of the NMOS Transistor M3 coupled.
- a medium voltage level will the gate of the NMOS transistor M3 from a current mirror circuit, which will be described later.
- the signal at the input DPU is at a high logic level from the Inverter IV1 is inverted, the NMOS transistor M91 is blocked and the PMOS transistor M6 becomes conductive. Since the NMOS transistor M91 is blocked, no current can flow from the coupling point N3 to ground, and because the Supply voltage Vcc via the PMOS transistor M6 Coupling point N3 is coupled, the first output transistor M1 locked. Because the inverter IV2 has a high No voltage can supply the NMOS transistor M3 Current from the coupling point N3 via this path Mass flow. Since the coupling point N3 is a voltage assumes that is equal to the upper supply voltage Vcc, becomes a low voltage level the gate of the PMOS transistor M90 supplied via the inverter M92, M93, the PMOS transistor M90 becomes conductive.
- the first large current flows until the voltage level at the coupling point N3 reaches the threshold voltage of the PMOS transistor M92, whereby the output of the inverter will switch and the PMOS transistor M90 is blocked.
- the NMOS transistor M93 is high-resistance, and also that the threshold voltage of the PMOS transistor M92 is slightly larger than that of the output transistor M1, since the voltage at its gate through resistor R2 and the drain gate capacitance of the output transistor M1 Tension of coupling point N3 lags somewhat.
- the threshold voltage of the PMOS transistor M92 can be selected so that the output signal of the inverter at that time switches and blocks the PMOS transistor M90 when the Voltage directly at the gate of the output transistor M1 Has reached threshold voltage. This will make the effect of Acceleration circuit ended when the voltage at Gate of the output transistor M1 quickly up to the threshold voltage has been brought.
- the Output node voltage slowly increases; at the same time the voltage at the gate of the output transistor M1 decreases.
- the increasing output voltage is from capacitor C1 coupled to coupling point N3, one too rapid Decrease in the voltage at the gate of the first output transistor M1 is balanced to thereby provide an output signal to achieve with a defined slope, and as a linear function of time.
- the underlying principle here is that of the Miller integrator. If a step function as a Miller integrator Input signal, you get a function at the output, which depends linearly on time. Since the Edge steepness of the output signal is limited the emission of high-frequency interference is essential decreased.
- the transistors M49 to M53 form the current mirror circuit. This has a first between the upper supply voltage Vcc and ground connected series connection on that consists of a resistor R1 and two NMOS transistors M49 and M50 exist, the resistance R1 and the source of the NMOS transistor M49 with the upper one Supply voltage Vcc or coupled to ground and the NMOS transistor M50 with the resistor R1 in one first output node N5 of the current mirror circuit and is coupled to the drain of the NMOS transistor M49.
- the transistor M50 is gate with the coupling point N5 connected.
- the current mirror circuit has a second one between the upper supply voltage Vcc and ground switched Series connection consisting of two PMOS transistors M53 and M51 and an NMOS transistor M52, the Source of the PMOS transistor M53 and the source of the NMOS Transistor M52 with the upper supply voltage Vcc or are connected to ground and the PMOS transistor M51 with the PMOS transistor M53 and in a second Output node N6 of the current mirror circuit with the drain of the NMOS transistor M52 is connected.
- the gate of the PMOS Transistor M51 is connected to coupling point N6.
- the gate of the NMOS transistor M50 is connected to the gate of the Transistor M52 connected.
- the coupling points N5 and N6 are with the gate of the NMOS Transistor M3 or with the gate of PMOS transistor M4 connected.
- the current mirror circuit is based on the input signal Controlled PDWN, which directly the gate of the NMOS Transistor M49 and via an inverter IV5 the gate of the PMOS transistor M53 is supplied.
- the current mirror circuit becomes effective.
- the task of the capacitors C5, C6 is only, fluctuations in the Power supply Vcc and in the ground line from the Gates of the NMOS transistor M3 and the PMOS transistor M4 to decouple.
- the current mirror circuit is not effective, where the gates of transistors M4 and M3 are grounded or the upper supply voltage are coupled and conduct the transistors saturated. Then the slope the output signal can no longer be controlled. By switching off the current mirror circuit can Power can be saved, what with battery operated Applications is very important.
- the output driver circuit according to the Invention the ability to work as a tri-state. If the signal at the DPU input is high and the signal at Input DPD assume a low logic level, both output transistors M2, M1 are blocked, whereby a small, weak PMOS transistor M11 becomes conductive, that between the supply voltage Vcc and the output node is arranged.
- This PMOS transistor is M11 manufactured with high resistance, so that an externally applied low logic signal the potential at the output node can easily pull down and this output node can be used as an input in this state can.
Description
Claims (8)
- Ausgangstreiberschaltung mit einem ersten Ausgangstransistor (M1) zwischen einer ersten oberen Versorgungsspannung (Vcc) und einem Ausgangsknoten (N1), einem zweiten Ausgangstransistor (M2) zwischen dem Ausgangsknoten (N1) und einer unteren Versorgungsspannung (Vss), einem ersten Kondensator (C1) zwischen dem Gate des ersten Ausgangstransistor (M1) und dem Ausgangsknoten (N1), einem zweiten Kondensator (C2) zwischen dem Ausgangsknoten (N1) und dem Gate des zweiten Ausgangstransistor (M2), einer ersten Stromquelle (10), die mit dem ersten Kondensator (C2) und dem Gate des ersten Ausgangstransistors in einem ersten Kopplungspunkt (N3) verbunden ist zum Liefern eines ersten Stromes zum ersten Kopplungspunkt (N3), einer zweiten Stromquelle (20), die mit dem zweiten Kondensator (C1) und dem Gate des zweiten Ausgangstransistor (M2) in einem zweiten Kopplungspunkt (N4) verbunden ist zum Liefern eines zweiten Stromes zum zweiten Kopplungspunkt (N4), dadurch gekennzeichnet, daß eine erste Beschleunigungsschaltung (12), deren Eingang und Ausgang mit dem ersten Kopplungspunkt (N3) gekoppelt sind, und eine zweite Beschleunigungsschaltung (22), deren Eingang und Ausgang mit dem zweiten Kopplungspunkt (N4) gekoppelt sind, so gesteuert sind, daß sie bei Erreichen der Schwellspannung der Ausgangstransistoren (M1,M2) einen von den Beschleunigungsschaltungen erzeugten Strom, der wesentlich höher ist als der erste beziehungsweise zweite Strom, zur schnelleren Aufladung der Kondensatoren (C1,C2) beim Einschalten der Ausgangstransistoren (M1,M2) gezielt durch jeweils einen Schwellwertschalter (16,26), der im wesentlichen die gleiche Schwellspannung wie der zugehörige Ausgangstransistor hat, abschalten.
- Ausgangstreiberschaltung nach Anspruch 1,
dadurch gekennzeichnet, daß die erste Stromquelle einen ersten NMOS Transistor (M3) und die zweite Stromquelle einen ersten PMOS Transistor (M4) enthält, wobei die Gates beider Transistoren mit Steuermitteln zum Steuern der Leitfähigkeit beider Transistoren in gleichem Ausmaß verbunden sind. - Ausgangstreiberschaltung nach Anspruch 1,
dadurch gekennzeichnet, daß die erste Beschleunigungsschaltung (12) einen zweiten PMOS (M92) und eine erste, aus einem dritten PMOS Transistor (M90) und einem zweiten NMOS Transistor (M91) bestehende Reihenschaltung enthält, und die zweite Beschleunigungsschaltung (22) einen dritten NMOS Transistor (M94) und eine zweite aus einem vierten PMOS Transistor (M97) und einem vierten NMOS Transistor (M96) bestehende Reihenschaltung enthält, daß die erste Reihenschaltung zwischen dem ersten Kopplungspunkt (N3) und der unteren Versorgungsspannung (Vss) angeordnet ist, wobei das Gate des dritten PMOS Transistors (M90) mit dem zweiten PMOS Transistor (M92) verbunden ist und ein erster Eingang (DPU) mit dem Gate des zweiten NMOS Transistors (M91) gekoppelt ist, daß die zweite Reihenschaltung zwischen der oberen Versorgungsspannung (Vcc) und dem zweiten Kopplungspunkt (N4) angeordnet ist, wobei das Gate des vierten NMOS Transistor (M96) mit dem dritten NMOS Transistor (M94) verbunden ist und ein zweiter Eingang (DPD) mit dem Gate des vierten PMOS Transistor (M97) gekoppelt ist, und daß die Schwellspannungen des ersten Ausgangstransistors (M1) und des zweiten PMOS Transistors (M92) sowie des zweiten Ausgangstransistors (M2) und des dritten NMOS Transistors (M94) im wesentlichen gleich sind. - Ausgangstreiberschaltung nach Anspruch 3,
dadurch gekennzeichnet, daß ein fünfter PMOS Transistor (M6) zwischen der oberen Versorgungsspannung (Vcc) und dem ersten Kopplungspunkt (N3) und ein fünfter NMOS Transistor (M5) zwischen dem zweiten Kopplungspunkt (N4) und der unteren Versorgungsspannung (Vss) geschaltet sind, daß der erste Eingang (DPU) ferner dem Gate des fünften PMOS Transistors (M6), und der zweite Eingang (DPD) ferner mit dem Gate des fünften NMOS Transistors (M5) gekoppelt ist. - Ausgangstreiberschaltung nach Anspruch 2 und 3,
dadurch gekennzeichnet, daß der erste Eingang (DPU) über einen ersten Inverter (IV2) mit dem ersten NMOS Transistor (M3) und das zweite Eingangssignal (DPD) über einen zweiten Inverter (IV4) mit dem ersten PMOS Transistor (M4) gekoppelt ist. - Ausgangstreiberschaltung nach einem der Ansprüche 2 bis 5,
dadurch gekennzeichnet, daß die Leitfähigkeit des ersten NMOS Transistors (M3) und des ersten PMOS Transistors (M4) über einen dritten Eingang (PDWN) steuerbar ist. - Ausgangstreiberschaltung nach einem der Ansprüche 2 bis 6,
dadurch gekennzeichnet, daß ein erster Ausgang einer Stromspiegelschaltung (R1, M49-M53) mit dem Gate des ersten NMOS Transistors (M3) und ein zweiter Ausgang der Stromspiegelschaltung mit dem Gate des ersten PMOS Transistors (M4) verbunden sind. - Ausgangstreiberschaltung nach Anspruch 6 und 7,
dadurch gekennzeichnet, daß, wenn sich das dritte Eingangssignal (PDWN) in einem ersten logischen Zustand befindet, der erste NMOS Transistor (M3) und der erste PMOS Transistor (M4) gesättigt leitend werden, und wenn sich das dritte Eingangssignal (PDWN) in einem zweiten logischen Zustand befindet, die Leitfähigkeit des ersten NMOS (M3) und des ersten PMOS (M4) von der Stromspiegelschaltung bestimmt wird.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE4400872 | 1994-01-14 | ||
DE4400872A DE4400872A1 (de) | 1994-01-14 | 1994-01-14 | Ausgangstreiberschaltung |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0663726A2 EP0663726A2 (de) | 1995-07-19 |
EP0663726A3 EP0663726A3 (de) | 1996-03-27 |
EP0663726B1 true EP0663726B1 (de) | 1999-06-09 |
Family
ID=6507886
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP95200026A Expired - Lifetime EP0663726B1 (de) | 1994-01-14 | 1995-01-09 | Ausgangstreiberschaltung |
Country Status (4)
Country | Link |
---|---|
US (1) | US5546029A (de) |
EP (1) | EP0663726B1 (de) |
JP (1) | JPH07221620A (de) |
DE (2) | DE4400872A1 (de) |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5369309A (en) * | 1991-10-30 | 1994-11-29 | Harris Corporation | Analog-to-digital converter and method of fabrication |
JPH0897706A (ja) * | 1994-09-26 | 1996-04-12 | Nec Corp | 出力バッファ回路 |
WO1997003498A1 (en) * | 1995-07-07 | 1997-01-30 | Seiko Epson Corporation | Output circuit and electronic device using the circuit |
US5701275A (en) * | 1996-01-19 | 1997-12-23 | Sgs-Thomson Microelectronics, Inc. | Pipelined chip enable control circuitry and methodology |
US5801563A (en) * | 1996-01-19 | 1998-09-01 | Sgs-Thomson Microelectronics, Inc. | Output driver circuitry having a single slew rate resistor |
US6130569A (en) * | 1997-03-31 | 2000-10-10 | Texas Instruments Incorporated | Method and apparatus for a controlled transition rate driver |
US6066971A (en) | 1997-10-02 | 2000-05-23 | Motorola, Inc. | Integrated circuit having buffering circuitry with slew rate control |
IT1296071B1 (it) * | 1997-11-06 | 1999-06-09 | Sgs Thomson Microelectronics | Driver con accoppiamento in alternata, con dinamica di uscita elevata |
US5949259A (en) * | 1997-11-19 | 1999-09-07 | Atmel Corporation | Zero-delay slew-rate controlled output buffer |
US6100725A (en) * | 1998-03-31 | 2000-08-08 | Texas Instruments Incorporated | Apparatus for a reduced propagation delay driver |
EP1078460B1 (de) | 1998-05-12 | 2001-11-28 | Infineon Technologies AG | Verfahren und vorrichtung zum umschalten eines feldeffekttransistors |
JP3152204B2 (ja) | 1998-06-02 | 2001-04-03 | 日本電気株式会社 | スルーレート出力回路 |
DE19829487C1 (de) * | 1998-07-01 | 1999-09-23 | Siemens Ag | Ausgangstreiber eines integrierten Halbleiterchips |
DE60120150T2 (de) * | 2001-07-26 | 2007-05-10 | Ami Semiconductor Belgium Bvba | EMV gerechter Spannungsregler mit kleiner Verlustspannung |
US6985014B2 (en) * | 2002-03-01 | 2006-01-10 | Broadcom Corporation | System and method for compensating for the effects of process, voltage, and temperature variations in a circuit |
JP2005354586A (ja) * | 2004-06-14 | 2005-12-22 | Freescale Semiconductor Inc | プリドライバ回路 |
US7635998B1 (en) | 2008-07-10 | 2009-12-22 | Freescale Semiconductor, Inc. | Pre-driver for bridge circuit |
JP5382702B2 (ja) * | 2009-05-01 | 2014-01-08 | フリースケール セミコンダクター インコーポレイテッド | ドライバ回路 |
US8742829B2 (en) * | 2012-04-19 | 2014-06-03 | Micrel, Inc. | Low leakage digital buffer using bootstrap inter-stage |
DE102014010202B3 (de) * | 2014-07-08 | 2015-05-07 | Elmos Semiconductor Aktiengesellschaft | EMV gerechte Flanken-Regelung für Transceiver eines Eindrahtbussystems, insbesondere für einen LINBUS-Transceiver |
DE102014019426B3 (de) * | 2014-07-08 | 2015-06-03 | Elmos Semiconductor Aktiengesellschaft | EMV gerechte Flanken-Regelung für Transceiver eines Eindrahtbussystems, insbesondere für einen LINBUS-Transceiver |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0439407A2 (de) * | 1990-01-24 | 1991-07-31 | Sony Corporation | MOS-Ausgangsschaltung |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4622482A (en) * | 1985-08-30 | 1986-11-11 | Motorola, Inc. | Slew rate limited driver circuit which minimizes crossover distortion |
NL8601558A (nl) * | 1986-06-17 | 1988-01-18 | Philips Nv | Geintegreerde logische schakeling voorzien van een uitgangsschakeling voor het opwekken van een in de tijd begrensd toenemende uitgangsstroom. |
AU608822B2 (en) * | 1987-06-29 | 1991-04-18 | Digital Equipment Corporation | Bus transmitter having controlled trapezoidal slew rate |
US4906867A (en) * | 1988-11-09 | 1990-03-06 | Ncr Corporation | Buffer circuit with load sensitive transition control |
EP0379881B1 (de) * | 1989-01-24 | 1994-07-27 | Integrated Device Technology, Inc. | CMOS-Ausgangstreiber |
JP2899892B2 (ja) * | 1989-05-25 | 1999-06-02 | セイコーエプソン株式会社 | 半導体装置 |
JPH02309810A (ja) * | 1989-05-25 | 1990-12-25 | Seiko Epson Corp | 半導体装置 |
KR930008656B1 (ko) * | 1991-07-19 | 1993-09-11 | 삼성전자 주식회사 | 노이즈가 억제되는 데이타 출력 버퍼 |
-
1994
- 1994-01-14 DE DE4400872A patent/DE4400872A1/de not_active Withdrawn
-
1995
- 1995-01-09 EP EP95200026A patent/EP0663726B1/de not_active Expired - Lifetime
- 1995-01-09 DE DE59506127T patent/DE59506127D1/de not_active Expired - Fee Related
- 1995-01-12 JP JP7003293A patent/JPH07221620A/ja active Pending
- 1995-01-13 US US08/372,529 patent/US5546029A/en not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0439407A2 (de) * | 1990-01-24 | 1991-07-31 | Sony Corporation | MOS-Ausgangsschaltung |
Also Published As
Publication number | Publication date |
---|---|
DE59506127D1 (de) | 1999-07-15 |
EP0663726A2 (de) | 1995-07-19 |
JPH07221620A (ja) | 1995-08-18 |
EP0663726A3 (de) | 1996-03-27 |
US5546029A (en) | 1996-08-13 |
DE4400872A1 (de) | 1995-07-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0663726B1 (de) | Ausgangstreiberschaltung | |
DE3327260C2 (de) | Schmitt-Trigger | |
DE3627681C2 (de) | ||
DE4037206C2 (de) | Versorgungsspannungs-Steuerschaltkreis mit der Möglichkeit des testweisen Einbrennens ("burn-in") einer internen Schaltung | |
DE3906927C2 (de) | ||
EP0591750B1 (de) | Verfahren zur Stromeinstellung eines monolithisch integrierten Padtreibers | |
DE2933854C2 (de) | Oszillatorschaltung | |
DE10236532C1 (de) | Schaltungsanordnung zur Ansteuerung von Leistungstransistoren | |
DE10255642B4 (de) | Verfahren und Vorrichtung zum Ausgeben eines Digitalsignals | |
EP0499673A1 (de) | Regelschaltung für einen Substratvorspannungsgenerator | |
DE10149585A1 (de) | Integrierbare, steuerbare Verzögerungseinrichtung, Verwendung einer Verzögerungseinrichtung sowie Verfahren zum Betrieb einer Verzögerungseinrichtung | |
DE2749051A1 (de) | Mos-eingangspuffer mit hysteresis | |
DE2712742A1 (de) | Feldeffekt-transistorschaltkreis | |
DE69934551T2 (de) | Sende-Empfangstreiber mit programmierbarer Flankensteilheit unabhängig vom Herstellungsverfahren , der Speisespannung und der Temperatur | |
DE19829487C1 (de) | Ausgangstreiber eines integrierten Halbleiterchips | |
DE3904910C2 (de) | ||
DE2641834A1 (de) | Monostabile schaltung | |
DE3330559C2 (de) | Ausgangsschaltung für eine integrierte Halbleiterschaltung | |
EP0774705B1 (de) | Hysteresebehaftete Komparatorschaltung zur Verwendung bei einer Spannungsregelungsschaltung | |
DE2000666A1 (de) | Taktgenerator | |
DE3034077C2 (de) | Schaltungsanordnung zur wahlweisen Einprägung einer vorgegebenen Übertragungscharakteristik auf ein ankommendes Signal | |
DE60014986T2 (de) | Tristate-Differenz-Ausgangsstufe | |
DE3636154A1 (de) | Verbesserter verzoegerungsschaltkreis fuer inverter | |
DE10136320B4 (de) | Anordnung und Verfahren zum Umschalten von Transistoren | |
DE4315299C1 (de) | Stromquellenanordnung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB IT |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE FR GB IT |
|
17P | Request for examination filed |
Effective date: 19960927 |
|
17Q | First examination report despatched |
Effective date: 19970603 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
APAB | Appeal dossier modified |
Free format text: ORIGINAL CODE: EPIDOS NOAPE |
|
APBJ | Interlocutory revision of appeal recorded |
Free format text: ORIGINAL CODE: EPIDOS IRAPE |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRE;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.SCRIBED TIME-LIMIT Effective date: 19990609 |
|
REF | Corresponds to: |
Ref document number: 59506127 Country of ref document: DE Date of ref document: 19990715 |
|
GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) |
Effective date: 19990723 |
|
ET | Fr: translation filed | ||
RAP4 | Party data changed (patent owner data changed or rights of a patent transferred) |
Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V. Owner name: PHILIPS CORPORATE INTELLECTUAL PROPERTY GMBH |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20010123 Year of fee payment: 7 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20010130 Year of fee payment: 7 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20010321 Year of fee payment: 7 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20020109 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20020801 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20020109 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20020930 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |