EP0383689A2 - Digital-Analogwandler - Google Patents

Digital-Analogwandler Download PDF

Info

Publication number
EP0383689A2
EP0383689A2 EP90400414A EP90400414A EP0383689A2 EP 0383689 A2 EP0383689 A2 EP 0383689A2 EP 90400414 A EP90400414 A EP 90400414A EP 90400414 A EP90400414 A EP 90400414A EP 0383689 A2 EP0383689 A2 EP 0383689A2
Authority
EP
European Patent Office
Prior art keywords
pulse width
width modulated
modulated waveform
data
digital data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP90400414A
Other languages
English (en)
French (fr)
Other versions
EP0383689B1 (de
EP0383689A3 (de
Inventor
Masaaki C/O Sony Corporation Ueki
Toshihiko Sony Corporation Masuda
Takashi Sony Corporation Kanai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Publication of EP0383689A2 publication Critical patent/EP0383689A2/de
Publication of EP0383689A3 publication Critical patent/EP0383689A3/de
Application granted granted Critical
Publication of EP0383689B1 publication Critical patent/EP0383689B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
    • H03M1/0675—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy
    • H03M1/0678—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy using additional components or elements, e.g. dummy components
    • H03M1/068—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy using additional components or elements, e.g. dummy components the original and additional components or elements being complementary to each other, e.g. CMOS
    • H03M1/0682—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy using additional components or elements, e.g. dummy components the original and additional components or elements being complementary to each other, e.g. CMOS using a differential network structure, i.e. symmetrical with respect to ground
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0614—Continuously compensating for, or preventing, undesired influence of physical parameters of harmonic distortion
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters
    • H03M1/82—Digital/analogue converters with intermediate conversion to time interval
    • H03M1/822—Digital/analogue converters with intermediate conversion to time interval using pulse width modulation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/50—Digital/analogue converters using delta-sigma modulation as an intermediate step
    • H03M3/502—Details of the final digital/analogue conversion following the digital delta-sigma modulation
    • H03M3/506—Details of the final digital/analogue conversion following the digital delta-sigma modulation the final digital/analogue converter being constituted by a pulse width modulator

Definitions

  • This invention relates to a PWM digital-to-analog converter for converting input digital data into a pulse width modulated waveform for conversion into corresponding analog signals.
  • a digital-to-analog converter comprising first pulse width modulated waveform generating means for generating a pulse width modulated waveform consistent with input digital data, second pulse width modulated waveform generating means for generating a second pulse width modulated waveform consistent with 2's complement data of said input digital data, differential amplifying means for taking out a differential component of pulse width modulated waveform outputs generator by said first and second pulse width modulated waveform generating means, and filter means for outputting an analog output signal freed of high frequency components of the differential output waveform obtained from said differential amplifying means, wherein a differential component between the pulse width modulated waveform consistent with input digital data and the 2's complement data of said input digital data is taken out at said differential amplifying means and freed of high frequency component to produce analog output signals.
  • a differential component between the pulse width modulated waveform consistent with input digital data generated by first pulse width modulated waveform generating means and the pulse width modulated waveform consistent with the 2's complement data of the input digital data generated by second pulse width modulated waveform generating means is taken out from differential amplifying means, and the differential output waveform produced by the differential amplifier means is freed of high frequency components by filter means to produce analog output signals. In this manner, the even-number order distortion components may be reduced to improve the distortion factor.
  • the present invention is applied to a decoding system in a digital audio signal processing system wherein 16-bit playback digital audio data D IN are supplied via an input terminal 1 to an oversampling section 2.
  • the oversampling section 2 performs an oversampling on the playback digital audio data D IN for converting it into digital data having a frequency 64 ⁇ fs, which is 64 times the sampling frequency fs, and transmits the oversampled digital data to a noise shaping section 3.
  • the noise shaping section 3 performs a noise shaping on the oversampled 16-bit digital data from the oversampling section 2 for rounding it to a 3-bit 7-value digital data for removing the quantization error, and transmits the noise shaped 3-bit 7-value digital data to a digital-to-analog converter 4 of the present invention.
  • the digital-to-analog converter 4 is constituted by a first pulse width modulated waveform generator 41 for generating a pulse width modulated waveform PWM1 corresponding to the noise-shaped 3-bit 7-valued input digital data from the noise shaping section 3, a 2's complement converter 42 for converting the input digital data into 2's complement data, a second pulse width modulated waveform generator 43 for generating a pulse width modulated waveform PWM2, a differential amplifier 46 to the input of which pulse width modulated waveform outputs by the first and second pulse width modulated waveform generators 41, 43 are supplied via low-pass filters 44, 45 respectively, and a low-­pass filter 47 for eliminating a high frequency component of the differential output waveform from the differential amplifier 46.
  • the first pulse width modulated waveform generator 41 receives a 3-bit 7-value input digital data from the noise shaping section 3, and generates, in synchronism with a master clock CK MS , a pulse width modulated waveform PWM1 having pulse widths W17, W16, W15, W14, W13, W12 and W11, which are consistent with the input digital data and which are symmetrical with respect to a central timing ts of one sampling period Ts, as shown in Fig. 4.
  • the second pulse width modulated waveform generator 43 generates, in synchronism with the master clock CK MS , a pulse width modulated waveform PWM2 having pulse widths W27, W26, W25, W24, W23, W22 and W21 which are consistent with 2's complement data of the input digital data D7, D6, D5, D4, D3, D2 and D1 from the 2's complement converter 42 and which are symmetrical with respect to the central timing ts of one sampling period Ts.
  • the pulse width modulated waveform outputs PWM1, PWM2 from the first and second pulse width modulated waveform generators 41, 43 are supplied via low-pass filters 44, 45 to the input of the differential amplifier 46, from which a differential output PWM0 to the input digital data D7, D6, D5, D4, D3, D2 and D1 as shown in Fig. 6 is produced as a differential output to the pulse width modulated waveform PWM1, PWM2.
  • the low-pass filters 44, 45 function to limit the tilt of rising and falling edges of the pulse width modulated waveform outputs PWM1 and PWM2 from the first and second pulse width modulated waveform generators 41, 43 to a tilt consistent with the response speed of the differential amplifier 46. These low-pass filters 44, 45 may be omitted in principle if the differential amplifier 46 having ideal operating characteristics is employed.
  • This digital-to-analog converter 4 eliminates the high frequency component of the differential output waveform PWM0 from the differential amplifier 46, by means of the low-pass filter 47 to output an analog output signal S OUT , consistent with the input digital data D7, D6, D5, D4, D3, D2 and D1 that is, the 16-bit playback digital audio data D IN supplied to the input terminal 1, at signal output terminal 5.
  • waveform distortion of the even number order may be reduced for realizing a digital-to-­analog converter of a simplified structure which is low in distortion factor and superior in conversion characteristics.
  • each of the first and the second pulse width modulated waveform generators 41, 43 may be constituted by a lookup table memory in which pulse width modulated waveform data PWM1, PWM2 of the various pulse widths, having the input digital data D7, D6, D5, D4, D3, D2 and D1 as the readout addresses, as shown in Table 1, are stored in advance, while the pulse width modulated waveform PWM1, PWM2 may be directly formed from the input digital data D7, D6, D5, D4, D3, D2 and D1 by the first and second pulse width modulated waveform generators 41, 43.
EP90400414A 1989-02-14 1990-02-14 Digital-Analogwandler Expired - Lifetime EP0383689B1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP34570/89 1989-02-14
JP1034570A JPH02214224A (ja) 1989-02-14 1989-02-14 ディジタル・アナログ変換器

Publications (3)

Publication Number Publication Date
EP0383689A2 true EP0383689A2 (de) 1990-08-22
EP0383689A3 EP0383689A3 (de) 1993-04-21
EP0383689B1 EP0383689B1 (de) 1997-01-22

Family

ID=12417987

Family Applications (1)

Application Number Title Priority Date Filing Date
EP90400414A Expired - Lifetime EP0383689B1 (de) 1989-02-14 1990-02-14 Digital-Analogwandler

Country Status (4)

Country Link
US (1) US5021788A (de)
EP (1) EP0383689B1 (de)
JP (1) JPH02214224A (de)
DE (1) DE69029751T2 (de)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0574250A2 (de) * 1992-06-12 1993-12-15 Sony Corporation 1-Bit-D/A-Wandler
EP0982865A2 (de) * 1998-08-25 2000-03-01 Sony Corporation Digital-Analog-Wandler
EP1028524A1 (de) * 1999-02-11 2000-08-16 STMicroelectronics S.r.l. PWM Leistungsverstärker mit digitalem Eingang
FR2796507A1 (fr) * 1999-07-08 2001-01-19 Bosch Gmbh Robert Procede pour fournir un signal module en largeur d'impulsion
WO2005027350A1 (en) * 2003-09-05 2005-03-24 Cirrus Logic, Inc. Data converters with ternary pulse width modulation output stages and methods and systems using the same

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0421215A (ja) * 1990-05-16 1992-01-24 Sony Corp デジタル・アナログ変換器
JP2689712B2 (ja) * 1990-09-27 1997-12-10 日本電気株式会社 Ｐｗｍ変換回路
JPH07118652B2 (ja) * 1990-10-12 1995-12-18 ヤマハ株式会社 Ｄａ変換装置
US5406284A (en) * 1992-12-31 1995-04-11 Monolith Technologies Corporation Methods and apparatus for the quantization and analog conversion of digital signals
US5457457A (en) * 1993-12-07 1995-10-10 Nippon Columbia Co., Ltd. Digital to analog conversion device which decreases low level high frequency noise
US5428639A (en) * 1994-02-25 1995-06-27 Motorola, Inc. Two's complement pulse width modulator and method for pulse width modulating a two's complement number
US5485487A (en) * 1994-02-25 1996-01-16 Motorola, Inc. Reconfigurable counter and pulse width modulator (PWM) using same
US5455530A (en) * 1994-03-09 1995-10-03 Cray Computer Corporation Duty cycle control circuit and associated method
US5644311A (en) * 1995-07-07 1997-07-01 Novatel Communications, Ltd. Pulse width modulation pulse shaper
DK0890221T3 (da) 1996-03-28 2007-10-08 Texas Instr Denmark As Konvertering af et PCM-signal tl et UPWM-signal
US5712636A (en) * 1996-07-09 1998-01-27 Quantum Corp. Pulse-width-modulated digital-to-analog converter with high gain and low gain modes
US6078277A (en) * 1998-07-02 2000-06-20 Motorola, Inc. Arrangement and method for producing a plurality of pulse width modulated signals
CA2279680C (en) * 1999-08-05 2002-11-26 Vtech Communications, Ltd. Binary waveform shaping apparatus
JP4454109B2 (ja) * 2000-06-14 2010-04-21 日本テキサス・インスツルメンツ株式会社 パルス密度変調信号（ｐｄｍ）のデジタル−アナログ変換処理におけるｓｎ比改善の方法および装置
JP2003051724A (ja) * 2001-08-08 2003-02-21 Sony Corp デジタルパワーアンプ及びデジタルアナログ変換器
JP2004328428A (ja) * 2003-04-25 2004-11-18 Pioneer Electronic Corp Ｐｗｍ信号発生器及びｐｗｍ信号発生方法並びにディジタル・アナログ変換器及びディジタルアンプ
US20070115157A1 (en) * 2005-11-21 2007-05-24 Zhuan Ye Method and system for generation of double-sided pulse wave modulation signal
US7847716B2 (en) * 2006-08-01 2010-12-07 Verigy (Singapore) Pte. Ltd. Asynchronous sigma-delta digital-analog converter
AT509409B1 (de) * 2008-06-11 2013-07-15 Siemens Ag Digital-analog wandler für pulsdichtemodulierte digitale signale
JP5079101B2 (ja) * 2008-11-28 2012-11-21 三菱電機株式会社 デジタルアナログ変換装置

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0141386A2 (de) * 1983-10-25 1985-05-15 Sony Corporation Digital-Analog-Umsetzer
US4542371A (en) * 1981-08-11 1985-09-17 Nakamichi Corporation Method of converting a digital signal into an analog signal and a converter therefor
JPS61242119A (ja) * 1985-04-18 1986-10-28 Nec Ic Microcomput Syst Ltd Ｄ／ａ変換装置
JPS63167523A (ja) * 1986-12-29 1988-07-11 Nec Home Electronics Ltd Ｄ／ａ変換回路
EP0170224B1 (de) * 1984-07-31 1991-04-17 Nec Corporation Digital-Analog-Wandler

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1430787A (en) * 1973-06-14 1976-04-07 Itt Creed Telegraph transmission apparatus
JPS57157630A (en) * 1981-03-25 1982-09-29 Nakamichi Corp Signal converting circuit
JPS63246928A (ja) * 1987-04-02 1988-10-13 Nippon Precision Saakitsutsu Kk Ｄ／ａ変換装置
JPS6458125A (en) * 1987-08-28 1989-03-06 Matsushita Electric Ind Co Ltd Digital analog converter
US4780656A (en) * 1987-09-08 1988-10-25 Motorola, Inc. Drive and protection system for variable speed motor

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4542371A (en) * 1981-08-11 1985-09-17 Nakamichi Corporation Method of converting a digital signal into an analog signal and a converter therefor
EP0141386A2 (de) * 1983-10-25 1985-05-15 Sony Corporation Digital-Analog-Umsetzer
EP0170224B1 (de) * 1984-07-31 1991-04-17 Nec Corporation Digital-Analog-Wandler
JPS61242119A (ja) * 1985-04-18 1986-10-28 Nec Ic Microcomput Syst Ltd Ｄ／ａ変換装置
JPS63167523A (ja) * 1986-12-29 1988-07-11 Nec Home Electronics Ltd Ｄ／ａ変換回路

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 11, no. 92 (E-491)(2539) 24 March 1987 & JP-A-61 242 119 ( NEC IC MICROCOMPUT SYST ) 28 October 1986 *
PATENT ABSTRACTS OF JAPAN vol. 12, no. 430 (E-682)(3277) 14 November 1988 & JP-A-63 167 523 ( NEC HOME ELECTRONICS ) 11 July 1988 *

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0574250A2 (de) * 1992-06-12 1993-12-15 Sony Corporation 1-Bit-D/A-Wandler
EP0574250A3 (de) * 1992-06-12 1994-08-31 Sony Corp
EP0982865A2 (de) * 1998-08-25 2000-03-01 Sony Corporation Digital-Analog-Wandler
EP0982865A3 (de) * 1998-08-25 2003-12-03 Sony Corporation Digital-Analog-Wandler
EP1028524A1 (de) * 1999-02-11 2000-08-16 STMicroelectronics S.r.l. PWM Leistungsverstärker mit digitalem Eingang
US6594309B1 (en) 1999-02-11 2003-07-15 Stmicroelectronics S.R.L. PWM power amplifier with digital input
FR2796507A1 (fr) * 1999-07-08 2001-01-19 Bosch Gmbh Robert Procede pour fournir un signal module en largeur d'impulsion
WO2005027350A1 (en) * 2003-09-05 2005-03-24 Cirrus Logic, Inc. Data converters with ternary pulse width modulation output stages and methods and systems using the same

Also Published As

Publication number Publication date
EP0383689B1 (de) 1997-01-22
JPH02214224A (ja) 1990-08-27
EP0383689A3 (de) 1993-04-21
US5021788A (en) 1991-06-04
DE69029751D1 (de) 1997-03-06
DE69029751T2 (de) 1997-05-15

Similar Documents

Publication Publication Date Title
EP0383689A2 (de) Digital-Analogwandler
EP0457496B1 (de) Digital-Analog-Wandler mit durch ROM erzeugtem Pulsweitensignal
US6281824B1 (en) Digital to analog converter using constant current sources
JP2573850B2 (ja) アナログ−デイジタル変換装置
JPH03190430A (ja) アナログ‐デイジタル変換器
US4862168A (en) Audio digital/analog encoding and decoding
JP3371681B2 (ja) 信号処理装置
US4498072A (en) A/D Converter having a self-bias circuit
JP3956582B2 (ja) Ａ／ｄ変換回路
US6476752B1 (en) Signal processing system employing two bit ternary signal
JP3312538B2 (ja) 音響信号処理装置
US6359577B1 (en) Multiple digital-to-analog system with analog interpolation
KR100419984B1 (ko) 디지털신호뮤트방법과디지털신호뮤트방법을이용하는디지털신호처리장치와디지털신호기록장치
JP3336823B2 (ja) 音響信号処理装置
JP3147701B2 (ja) Ｄ／ａ変換装置
JP3232865B2 (ja) デジタル／アナログ信号変換装置
JP2708994B2 (ja) デルタ・シグマ型ｄ／ａ変換器
JP3044846B2 (ja) Ｄ／ａ変換器
JP3312539B2 (ja) 音響信号処理装置
JPH07297716A (ja) Ｄａ変換器
JPH07123214B2 (ja) Ｄ／ａ変換装置
JP3104105B2 (ja) 直流成分除去回路
JP2004247930A (ja) デルタシグマ型マルチビットａ／ｄコンバータおよびそれを用いる光ディスク記録／再生装置ならびにダウンサンプリング方法
GB2194695A (en) Apparatus for producing a differential PCM signal
JPH08172360A (ja) Ａ／ｄ変換器

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 19931011

17Q First examination report despatched

Effective date: 19950522

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REF Corresponds to:

Ref document number: 69029751

Country of ref document: DE

Date of ref document: 19970306

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20020212

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20020213

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20020227

Year of fee payment: 13

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20030214

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20030902

GBPC Gb: european patent ceased through non-payment of renewal fee
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20031031

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST