DE69528962T2 - Verbesserte isolierung zwischen diffusions-leitungen in einem speicherfeld - Google Patents

Verbesserte isolierung zwischen diffusions-leitungen in einem speicherfeld

Info

Publication number
DE69528962T2
DE69528962T2 DE69528962T DE69528962T DE69528962T2 DE 69528962 T2 DE69528962 T2 DE 69528962T2 DE 69528962 T DE69528962 T DE 69528962T DE 69528962 T DE69528962 T DE 69528962T DE 69528962 T2 DE69528962 T2 DE 69528962T2
Authority
DE
Germany
Prior art keywords
stripes
conductive layer
layer
strips
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69528962T
Other languages
German (de)
English (en)
Other versions
DE69528962D1 (de
Inventor
Tong-Chern Ong
N Tang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE69528962D1 publication Critical patent/DE69528962D1/de
Application granted granted Critical
Publication of DE69528962T2 publication Critical patent/DE69528962T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
    • H01L21/7621—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region the recessed region having a shape other than rectangular, e.g. rounded or oblique shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
    • H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76221—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO with a plurality of successive local oxidation steps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
  • Thermal Insulation (AREA)
  • Building Environments (AREA)
DE69528962T 1994-09-30 1995-09-13 Verbesserte isolierung zwischen diffusions-leitungen in einem speicherfeld Expired - Lifetime DE69528962T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/315,876 US5466624A (en) 1994-09-30 1994-09-30 Isolation between diffusion lines in a memory array
PCT/US1995/011563 WO1996010840A1 (en) 1994-09-30 1995-09-13 Improved isolation between diffusion lines in a memory array

Publications (2)

Publication Number Publication Date
DE69528962D1 DE69528962D1 (de) 2003-01-09
DE69528962T2 true DE69528962T2 (de) 2003-08-28

Family

ID=23226447

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69528962T Expired - Lifetime DE69528962T2 (de) 1994-09-30 1995-09-13 Verbesserte isolierung zwischen diffusions-leitungen in einem speicherfeld

Country Status (7)

Country Link
US (1) US5466624A (enExample)
EP (1) EP0731983B1 (enExample)
AT (1) ATE228719T1 (enExample)
AU (1) AU696107B2 (enExample)
DE (1) DE69528962T2 (enExample)
TW (1) TW282581B (enExample)
WO (1) WO1996010840A1 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3159850B2 (ja) * 1993-11-08 2001-04-23 シャープ株式会社 不揮発性半導体記憶装置及びその製造方法
JP3445660B2 (ja) * 1994-07-08 2003-09-08 新日本製鐵株式会社 不揮発性半導体記憶装置及びその製造方法
US5536670A (en) * 1994-08-09 1996-07-16 United Microelectronics Corporation Process for making a buried bit line memory cell
JPH09293842A (ja) * 1996-04-26 1997-11-11 Ricoh Co Ltd 半導体記憶装置の製造方法
TW351859B (en) * 1996-06-29 1999-02-01 United Microelectronics Corp Method for fabrication high density masked ROM
DE19704503C1 (de) * 1997-02-06 1998-04-09 Siemens Ag Steckverbindung für einen Stapel kartenförmiger Datenträgeranordnungen
US5895241A (en) * 1997-03-28 1999-04-20 Lu; Tao Cheng Method for fabricating a cell structure for mask ROM
US5976927A (en) * 1998-04-10 1999-11-02 Taiwan Semiconductor Manufacturing Company, Ltd. Two mask method for reducing field oxide encroachment in memory arrays
US6133097A (en) * 1998-08-14 2000-10-17 Taiwan Semiconductor Manufacturing Company Method for forming mirror image split gate flash memory devices by forming a central source line slot
KR100317492B1 (ko) * 1999-12-28 2001-12-24 박종섭 플래쉬 메모리 소자의 코드저장 셀
DE10332095B3 (de) * 2003-07-15 2005-01-20 Infineon Technologies Ag Halbleiterspeicher mit Charge-trapping-Speicherzellen
IT1401729B1 (it) * 2010-06-17 2013-08-02 St Microelectronics Srl Procedimento per la fabbricazione di dispositivi integrati di potenza con corrugazioni superficiali e dispositivo integrato di potenza con corrugazioni superficiali

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4151021A (en) * 1977-01-26 1979-04-24 Texas Instruments Incorporated Method of making a high density floating gate electrically programmable ROM
US4506437A (en) * 1978-05-26 1985-03-26 Rockwell International Corporation Process for and structure of high density VLSI circuits, having self-aligned gates and contacts for FET devices and conducting lines
JPH0797606B2 (ja) * 1986-10-22 1995-10-18 株式会社日立製作所 半導体集積回路装置の製造方法
IT1228720B (it) * 1989-03-15 1991-07-03 Sgs Thomson Microelectronics Matrice a tovaglia di celle di memoria eprom con giunzioni sepolte, accessibili singolarmente mediante decodifica tradizionale.
IT1236980B (it) * 1989-12-22 1993-05-12 Sgs Thomson Microelectronics Cella di memoria eprom non volatile a gate divisa e processo ad isolamento di campo autoallineato per l'ottenimento della cella suddetta
US5075245A (en) * 1990-08-03 1991-12-24 Intel Corporation Method for improving erase characteristics of buried bit line flash EPROM devices without using sacrificial oxide growth and removal steps
US5102814A (en) * 1990-11-02 1992-04-07 Intel Corporation Method for improving device scalability of buried bit line flash EPROM devices having short reoxidation beaks and shallower junctions
US5120671A (en) * 1990-11-29 1992-06-09 Intel Corporation Process for self aligning a source region with a field oxide region and a polysilicon gate

Also Published As

Publication number Publication date
DE69528962D1 (de) 2003-01-09
US5466624A (en) 1995-11-14
WO1996010840A1 (en) 1996-04-11
AU3510995A (en) 1996-04-26
TW282581B (enExample) 1996-08-01
EP0731983A4 (en) 1997-11-26
EP0731983A1 (en) 1996-09-18
EP0731983B1 (en) 2002-11-27
ATE228719T1 (de) 2002-12-15
AU696107B2 (en) 1998-09-03

Similar Documents

Publication Publication Date Title
DE69231356T2 (de) Nichtflüchtige Speicherzelle und Anordnungsarchitektur
DE3816358C2 (enExample)
DE69132305T2 (de) EPROM-Matrix mit virtueller Erdung
DE69427532T2 (de) Verfahren zur reduzierung den abstandes zwischen den horizontalen benachbarten schwebenden gates einer flash eprom anordnung
DE69130163T2 (de) Verfahren zur Herstellung einer MOS-EEPROM-Transistorzelle mit schwebendem Gate
DE68924849T2 (de) Nichtflüchtiger halbleiterspeicher und verfahren zur herstellung.
DE3782279T2 (de) Elektrisch veraenderbare, nichtfluechtige speicheranordnung vom schwebenden gate-typ, mit geringerer tunneleffektflaeche und herstellung derselben.
DE3788499T2 (de) Halbleiter-Grabenkondensator-Struktur.
DE4016346C2 (de) Nichtflüchtige Halbleiterspeichervorrichtung und ein Verfahren zu ihrer Herstellung
DE69528426T2 (de) Amg eprom mit schneller zugriffszeit mit segment-auswahl-transistoren, welche eine vergrösserte weite haben und herstellungsverfahren
DE69218048T2 (de) Verfahren zur Herstellung einer nichtflüchtigen Speicherzelle und dadurch hergestellte Speicherzelle
DE69013094T2 (de) Nichtflüchtige Halbleiterspeicheranordnung und Verfahren zu ihrer Herstellung.
DE3037431A1 (de) Verfahren zur herstellung von elektrisch programmierbaren festwertspeichern in mos-technologie
DE112005000665B4 (de) Ladungseinfangende Speicherzellenanordnung und Herstellungsverfahren
DE69320582T2 (de) Verfahren zur Herstellung eines integrierten Schaltkreises mit einem nichtflüchtigen Speicherelement
DE69320522T2 (de) Verfahren zur Herstellung einer nichtflüchtigen grabenförmigen Speicheranordnung
DE69017863T2 (de) Nichtflüchtige EPROM-Speicherzelle mit geteiltem Gate und selbstausrichtendes Feldisolierungsverfahren zur Herstellung.
DE2716691A1 (de) Feldeffekttransistor und verfahren zu dessen herstellung
DE69226488T2 (de) Halbleiterspeicheranordnung und Verfahren zu ihrer Herstellung
DE4140681A1 (de) Masken-nur-lesespeicher (masken-rom) und verfahren zu dessen herstellung
DE4114344A1 (de) Herstellungsverfahren und aufbau einer nicht-fluechtigen halbleiterspeichereinrichtung mit einer speicherzellenanordnung und einem peripheren schaltkreis
DE10228565A1 (de) Nicht-flüchtige Speichervorrichtung und Herstellungsverfahren derselben
DE69407318T2 (de) Nichtflüchtige Halbleiterspeicheranordnung und Verfahren zur Herstellung
DE69429973T2 (de) Verfahren zur Herstellung von Flash EPROM Anordungen
DE19849938B4 (de) Flashspeicher und Verfahren zu seiner Herstellung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition