Classifications

• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10B—ELECTRONIC MEMORY DEVICES
  • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
  • H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
  • H10W10/01—Manufacture or treatment
  • H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
  • H10W10/012—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS]
  • H10W10/0121—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] in regions recessed from the surface, e.g. in trenches or grooves
  • H10W10/0124—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] in regions recessed from the surface, e.g. in trenches or grooves the regions having non-rectangular shapes, e.g. rounded
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
  • H10W10/01—Manufacture or treatment
  • H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
  • H10W10/012—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS]
  • H10W10/0125—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] comprising introducing electrical impurities in local oxidation regions, e.g. to alter LOCOS oxide growth characteristics
  • H10W10/0126—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] comprising introducing electrical impurities in local oxidation regions, e.g. to alter LOCOS oxide growth characteristics introducing electrical active impurities in local oxidation regions to create channel stoppers
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
  • H10W10/01—Manufacture or treatment
  • H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
  • H10W10/012—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS]
  • H10W10/0128—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] comprising multiple local oxidation process steps
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
  • H10W10/10—Isolation regions comprising dielectric materials
  • H10W10/13—Isolation regions comprising dielectric materials formed using local oxidation of silicon [LOCOS], e.g. sealed interface localised oxidation [SILO] or side-wall mask isolation [SWAMI]

Definitions

• the present invention relates to memory devices, and more particularly to a method and apparatus for improved isolation between diffusion lines of the memory device.
• ROM read only memory
• PROM programmable read only memory
• EPROM electrically programmable read only memory
• EEPROM electrically erasable programmable read only memory
• the memory can be arranged in an array comprising parallel, elongated, spaced-apart diffusion regions which function as the source and drain of the array.
• the individual memory cells are arranged in rows and columns, with all cells in a column sharing a single drain diffusion and sharing a single source diffusion.
• the source and drain regions typically alternate, such that adjacent columns of cells share each source and drain region. Strips of polysilicon run perpendicular to the diffusion regions to form the control gates.
• the method should be compatible with conventional processing and allow for forming a variety of memory devices which do not require complicated decoders or disturb prevention circuitry.
• a method of forming an array of memory devices is disclosed. First, parallel, spaced-apart strips comprising, e.g., nitride, are formed on a semiconductor substrate. Field oxide regions are then formed between the strips. The first strips are removed, a gate or tunnel oxide is grown, and second strips comprising, e.g., a first layer of polysilicon and a layer of, e.g., nitride are formed in a direction perpendicular to the first strips. The field oxide between the second strips is etched, followed by an ion implantation. The nitride layer is removed on some of the second strips. An oxide is grown over the source and drain regions, to form buried source and drain regions.
• nitride e.g., nitride
• the polysilicon of the second strips which have had the nitride layer removed are oxidized as well. In this way, improved isolation between the diffusion lines is obtained.
• a second layer of polysilicon is deposited.
• the second layer may, together with the polysilicon of the second strip, comprise the gate for a single polysilicon memory array. Alternatively, these layers may form the floating gate of a floating gate memory device.
• an intergate dielectric, followed by a third polysilicon layer is deposited. The third polysilicon is defined and an etch is performed to etch the third polysilicon, the intergate dielectric, the second polysilicon layer, and the first polysilicon layer between the third polysilicon lines.
• Figure 1A shows a top view of a semiconductor substrate after formation of first strips.
• Figure IB shows a cross-sectional view of the structure of Figure 1A.
• Figure 2 A shows the structure of Figure 1 A after an oxidation step.
• Figure 2B shows a cross-sectional view of the structure of Figure 2A.
• Figure 3A shows the structure of Figures 2A and 2B after formation of second strips.
• Figure 3B shows a cross-sectional view of the structure of Figure 3A.
• Figure A shows the structure of Figure 3A and 3B after an oxide etch.
• Figure 4B shows a cross-sectional view of the structure of Figure 4A.
• Figure 5A shows the structure of Figures 4A and 4B after the nitride layer has been removed from some of the second strips.
• Figure 5B shows a cross-sectional view of the structure of Figure 5A.
• Figure 6 shows a cross-sectional view of the structure of Figures 5A and 5B after an oxidation has been performed.
• Figure 7A shows the structure of Figure 6 after formation of polysilicon strips over the second strips in the fabrication of a floating gate memory device.
• Figure 7B shows a cross-sectional view of the structure of Figure 7A.
• Figure 8 shows a cross-sectional view of the structure of Figures 7A and 7B after deposition of an insulator, third polysilicon layer, and masking layer.
• Figure 9 shows a top view of the structure of Figure 8.
• Figure 10 show the structure of Figure 9 after an etch step.
• Figure HA shows the structure of Figure 6 after deposition of a polysilicon layer and formation of a patterning layer in the fabrication of a ROM device.
• Figure 11B shows a cross-sectional view of the structure of Figure HA.
• a method of forming a memory array with improved isolation between diffusion lines is disclosed.
• numerous specific details are set forth such as specific materials, device layers, fabrication steps and sequences, dimensions, etc. in order to provide a thorough understanding of the present invention. It will be obvious, however, to one skilled in the art that these specific details need not be employed to practice the present invention. In other instances, well known materials or methods have not been described in detail in order to avoid unnecessarily obscuring the present invention.
• FIG. 1A a top view of a semiconductor substrate 100 is shown.
• substrate 100 Prior to the point in processing in Figure 1A, in a currently preferred embodiment, substrate 100 has had pad oxide 101 grown thereon.
• pad oxide has a thickness of approximately 10 ⁇ A-20 ⁇ A.
• an oxidation mask is formed by depositing a blanket layer of, for example, nitride, approximately 100 ⁇ A-200 ⁇ A thick. This blanket layer is then patterned using standard lithographic techniques, and etched to form the strips 102 shown in Figure 1A.
• Figure IB shows a cross-sectional view of the structure of Figure 1A, along a portion of the section indicated in Figure 1A.
• a recess etch is performed to remove a thickness of approximately lOOOA- 2000 A of substrate 100 from the regions between strips 102. In one embodiment, this is followed by an ion implantation to increase the threshold voltage of the field oxide strips to be formed between the strips 102, as described below in conjunction with Figures 2 A and 2B.
• a field oxide 201 is next grown between the strips 102.
• the field oxide is grown using a conventional local oxidation of silicon (LOCOS) process, to a thickness of approximately 200 ⁇ A-300 ⁇ A.
• Figure 2B shows a cross- sectional view of the structure Figure 2A through a portion of the cross- section indicated in Figure 2A.
• nitride strips 102, along with pad oxide layer 101 are etched away.
• a thin oxide which may be a gate oxide or tunnel oxide, depending upon the device to be formed, is grown in the active areas, i.e. the areas previously covered by strips 102.
• the gate or tunnel oxide has a thickness of approximately 100 angstroms or less.
• thin oxide 301 is disposed between the field oxide 201, in the regions previously occupied by strips 102.
• substantially parallel, spaced apart strips 302 are formed above and in a direction substantially perpendicular to the direction of the field oxide 201 and thin oxide 301.
• Strips 302 are formed by depositing a first layer 302a of, for example, polysilicon, of approximately 500-700 angstroms thickness, followed by a thin layer 302b of, for example, nitride having a thickness of approximately 200 angstroms in a currently preferred embodiment.
• FIG. 3B shows a cross-sectional view of the structure of Figure 3A through a portion of the section indicated in Figure 3A. As shown, each of the strips 302 comprise the polysilicon layer 302a, nitride layer 302b, and patterning layer 302c, as described above.
• an etch of field oxide 201, and thin oxide 301, in the regions between the strips 302 is performed.
• an etch having a high selectivity of oxide to silicon For example, it is desirable that the etch have an oxide silicon selectivity of 10:1 or greater. Etch processes to achieve this are known to one of skill in the art.
• Figure 4A shows a top view of the substrate after the etch has been completed.
• Figure 4B shows a cross-sectional view through a portion of the cross-section indicated in Figure 4A.
• thin oxide 301 remains underneath strips 302, but not between the strips 302.
• field oxide 201 remains underneath the strips 302 along the cross-section not shown in Figure 4B.
• regions 401 which will become drain regions
• regions 402 which will become source regions
• ion implantation 405 comprises arsenic and/or phosphorous.
• both regions 401 and 402 may be implanted with, for example, arsenic to a level in the range of approximately lxlO 15 / cm 2 to 5xl0 15 / cm 2 .
• the patterning layer 302c may be removed, followed by a patterning layer which masks the drain regions 401 while exposing the source regions 402.
• the source regions 402 may be implanted with phosphorus to a level of approximately 0.2xl0 15 / cm 2 to 0.8xl0 ls / cm 2 . In this way, during a diffusion step, the source regions will diffuse deeper, with a more gradual dopant ingredient than the drain regions. It will be understood that following implantation, the dopant ions are present near the surface of substrate 100 in the implanted regions. For purposes of illustration, the implanted ions are not shown prior to diffusion in Figures 4A-5B.
• patterning layer 302c if it has not been removed during the source /drain implants, is removed.
• an additional patterning layer is used to expose the strips 302 which lie between drain regions 401. For example, in a currently preferred embodiment, every third one of the strips 302 is exposed, which will provide for a shared source region between two drain regions 401, with the drain regions separated from other drain regions by isolation regions.
• an etch of the nitride layer 302b from the exposed strips 302 is performed.
• FIG. 5A shows two of the strips 302, identified by cross-hatching and reference numeral 302a, have had nitride layer 302b removed. The remaining strips 302 continue to have both polysilicon layer 302a and nitride layer 302b.
• the oxide regions 201 and 301 beneath the strips 302 are not shown for clarity.
• Figure 5B shows a cross-section of the structure of Figure 5A, through a portion of the section indicated in Figure 5A.
• a low temperature (for example, approximately 850°C) oxidation is performed in steam to form a self aligned thick oxide on top of the source and drain regions, thus forming buried source and drain regions.
• FIG 6 a cross-sectional view through the same portion as shown in Figure 5B, after the oxidation, is shown.
• the regions of the substrate not masked by the strips 302 now have self aligned thick oxide 601 therein, disposed directly above either a source 402 or drain 401.
• the polysilicon layer 302a of the strips 302 between drain regions 401, which have had nitride layer 302b removed, is oxidized to form oxide region 602.
• the oxidized polysilicon 602 now serves to isolate the two adjacent bit lines 401, such that each device in a column has its own drain 401 without sharing the drain 401 with adjacent cells.
• the decoder design is made less complicated since there is no need to address the source region 402.
• the drain is common to the cells in a single column, and is not adjacent to two sources, there is no need to apply a disturb prevention voltage to other sources along the same word line.
• the problem of program disturb is prevented, thereby eliminating the need for disturb prevention circuitry.
• the nitride layer 302b is removed from the remaining strips 302, to expose the polysilicon layer 302a.
• the array of the present invention may be used, for example, for single polysilicon memories such as read only memories (ROM) and may also be used for various floating gate type memories.
• a floating gate device in an embodiment where a floating gate device is formed, in a preferred embodiment a layer of, for example, polysilicon is deposited and patterned as shown by polysilicon lines 702 of Figure 7A. As shown, each of the polysilicon strips 702 overlaps each of the first strips 302a which were not oxidized, on both sides. This overlap provides full coverage of the first polysilicon strip 302a, which provides for good control of the polysilicon etch in forming the strips 702, since no etch of the first polysilicon strip 302a can occur during the etch to form the strips 702.
• FIG. 7A Also shown in Figure 7A is the oxide layer 602 formed from the first polysilicon layer 302a in the strips 302 between diffusion regions 401. Although thick oxide regions 601 are not shown in Figure 7A, they are understood to be present alongside the oxide regions 602 and generally continuous therewith as shown in Figure 6.
• FIG. 7B a cross-sectional view of the structure of Figure 7A, along a portion of the section indicated in Figure 7A, is shown.
• the second polysilicon layer 702 may have the overlap described above without contact to the source regions 402 or drain regions 401. Additionally, as shown, second polysilicon layer 702 overlaps on the side of the drain 401 to a greater extent than on the side of the source 402. As will be seen, the polysilicon layers 302a and 702 together comprise the floating gate of the device.
• the second polysilicon layer 702 may overlap either the source 402 or the drain 401 to a greater or lesser extent than that shown depending upon desired device characteristics. It will also be appreciated that in some devices, the polysilicon layer 702 may not be needed, and the floating gate may be made from polysilicon layer 302a alone.
• one or more dielectric layers is deposited on the substrate.
• a three layer composite dielectric comprising a first oxide layer having a thickness in the range of approximately 5 ⁇ A, a layer of nitride having a thickness of approximately 100 A, and a second oxide layer having a thickness of approximately 5 ⁇ A is deposited.
• this composite dielectric layer is shown as intergate dielectric 801.
• a conductive layer comprising, in a currently preferred embodiment polysilicon having a thickness in the range of approximately 1500 A, and a metal or suicide layer such as tungsten or tungsten silicide having a thickness in the range of approximately 150 ⁇ A is deposited, as shown by layer 802 of Figure 8.
• a patterning layer 805 is formed by standard lithographic techniques.
• patterning layer 805 is patterned into strips which run substantially perpendicular to the polysilicon strips 702 and disposed substantially above the active area of the device, including above the region having tunnel oxide 301.
• the floating gate comprises polysilicon layer 302a, and polysilicon 702 which overlaps and is in contact with layer 302a as discussed previously. Further, the strips 802 form the control gate of the device.
• four columns of devices, 1010, 1011, 1012, 1013, are shown. As described previously, while adjacent columns such as column 1011 and 1012 share a single source 402, each of the columns has its own drain 401.
• a device may comprise any number of columns. Additionally, although four rows are shown in Figure 10, the device may comprise any number of such rows.
• a contactless array is fabricated, i.e., each source 402 and drain 401 does not have a contact at each cell. Since the drain regions 401 and source regions 402 are continuous and common to each cell in a column, contact need not necessarily be made at each cell, but rather can be made at a common point along the diffusion lines. In a preferred embodiment, contact is made to each drain 401, and source 402 at approximately every sixteen cells or so along a column. It will be appreciated that this may be varied, depending upon the acceptable voltage drop (due to resistance along the diffusion lines) at cells distant from the contacts.
• the array of the present invention may be used to fabricate the floating gate device described above, as well as single polysilicon memories such as ROMs.
• a ROM In the fabrication of a ROM, after the stage of processing shown in Figure 6, and deposition of a second conductive layer, for example, polysilicon layer 1102, which is substantially similar to layer 702, a patterning layer 1105 is formed as shown in Figure HA. For clarity, the field oxide and thin oxide regions are not shown in Figure HA. As shown, the patterning layer 1105 forms parallel strips covering the active area of the devices and extending substantially perpendicular to the source /drain strips. A multi-step etch process is then performed to remove those portions of layer 1102 not masked by the patterning layer strips 1105.
• Figure HB shows a cross-sectional view of the structure of Figure HA through a portion of the section indicated in Figure HA.
• thin oxide 301 comprises a gate oxide.
• a masked implant is typically carried out to program the device.
• the present invention may be used in the fabrication of devices wherein diffusion lines are not buried under the thick oxide regions 601.

Landscapes

• Semiconductor Memories (AREA)
• Non-Volatile Memory (AREA)
• Thermal Insulation (AREA)
• Building Environments (AREA)

Priority Applications (5)

Applications Claiming Priority (2)

Publications (1)

Family

ID=23226447

Family Applications (1)

Country Status (7)

Cited By (1)

Families Citing this family (11)

Citations (5)

Family Cites Families (3)

• 1994
  • 1994-09-30 US US08/315,876 patent/US5466624A/en not_active Expired - Lifetime
• 1995
  • 1995-04-20 TW TW084103905A patent/TW282581B/zh not_active IP Right Cessation
  • 1995-09-13 WO PCT/US1995/011563 patent/WO1996010840A1/en not_active Ceased
  • 1995-09-13 AU AU35109/95A patent/AU696107B2/en not_active Ceased
  • 1995-09-13 AT AT95931812T patent/ATE228719T1/de not_active IP Right Cessation
  • 1995-09-13 DE DE69528962T patent/DE69528962T2/de not_active Expired - Lifetime
  • 1995-09-13 EP EP95931812A patent/EP0731983B1/en not_active Expired - Lifetime

Patent Citations (5)

Also Published As

Similar Documents

Legal Events