CA2179905C - Improved isolation between diffusion lines in a memory array - Google Patents
Improved isolation between diffusion lines in a memory array Download PDFInfo
- Publication number
- CA2179905C CA2179905C CA002179905A CA2179905A CA2179905C CA 2179905 C CA2179905 C CA 2179905C CA 002179905 A CA002179905 A CA 002179905A CA 2179905 A CA2179905 A CA 2179905A CA 2179905 C CA2179905 C CA 2179905C
- Authority
- CA
- Canada
- Prior art keywords
- strips
- layer
- conductive layer
- patterning
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000009792 diffusion process Methods 0.000 title claims abstract description 21
- 238000002955 isolation Methods 0.000 title claims abstract description 14
- 230000015654 memory Effects 0.000 title description 17
- 238000000034 method Methods 0.000 claims abstract description 39
- 239000000758 substrate Substances 0.000 claims abstract description 23
- 238000000059 patterning Methods 0.000 claims description 59
- 238000000151 deposition Methods 0.000 claims description 16
- 230000001590 oxidative effect Effects 0.000 claims description 7
- 239000004065 semiconductor Substances 0.000 claims description 7
- 230000000873 masking effect Effects 0.000 claims description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 abstract description 40
- 229920005591 polysilicon Polymers 0.000 abstract description 40
- 150000004767 nitrides Chemical class 0.000 abstract description 21
- 230000003647 oxidation Effects 0.000 abstract description 9
- 238000007254 oxidation reaction Methods 0.000 abstract description 9
- 238000002513 implantation Methods 0.000 abstract description 4
- 238000004519 manufacturing process Methods 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 5
- 230000008021 deposition Effects 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 238000005468 ion implantation Methods 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 230000002265 prevention Effects 0.000 description 4
- 239000002131 composite material Substances 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 239000004615 ingredient Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 1
- 229910021342 tungsten silicide Inorganic materials 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
- H01L21/7621—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region the recessed region having a shape other than rectangular, e.g. rounded or oblique shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
- H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76221—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO with a plurality of successive local oxidation steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
Abstract
A method of forming a memory device with improved isolation between diffusion lines. Parallel, spaced apart thick oxide strips (201) are grown on a substrate. Next, spaced apart, parallel strips (302) having a polysilicon (302a) and nitride (302b) layer, oriented perpendicular to the first strips (201), are formed. The oxide (201 ) between the second strips is removed, followed by an implantation to form source (402) and drain (401) regions. The nitride layer (302B) on the second strips is removed on those strips between two drain diffusions (401) and an oxidation is performed to form self-aligned thick oxide (602) over the source and drain regions.
The strips from which the nitride has been removed are also oxidized, thus providing isolation between adjacent drain lines.
The strips from which the nitride has been removed are also oxidized, thus providing isolation between adjacent drain lines.
Description
IMPROVED ISOLATION BETWEEN DIFFUSION LINES
IN A MEMORY ARRAY
BACKGROUND OFTE3E INVEN'1TON
Field of the Invention The present invention relates to memory devices, and more particularly to a method and apparatus for improved isolation between diffusion lines of the memory device.
IN A MEMORY ARRAY
BACKGROUND OFTE3E INVEN'1TON
Field of the Invention The present invention relates to memory devices, and more particularly to a method and apparatus for improved isolation between diffusion lines of the memory device.
2. Bound Information Numerous memory devices, inducting read only memory (ItOM), programmable read only memory (PROM), electrically programmable read only memory (EPROM), electrically erasable programmable read only memory (EEPROM), etc., are well lrnown and commerdally available. In these devices, the memory can be arranged in an array comprising parallel, elongated, spaced-apart diffusion regions which function as the source and drain of the array. In this type of layout, the individual memory cells are arranged in rows and mlumns, with all cells in a rnlumn sharing a single drain diffusion and sharing a single source diffusion. Additionally, the source and drain regions typically alternate, such that adjacent columns of cells share each source and drain region.
Strips of polysiiicon run perpendicular to the diffusion regions to form the control gates.
Although sharing the same drain region with an adjacent column of cells resuits in a smaller cell size, this scheme complicates the decoder since, to access a cell, in addition to addressing the drain and word line of the cell, it is necessary to address one of the two source regions an each side of the drain. Additionally, a problem which may occur in such cells is parasitic program disturb, wherein an erased cell may get programmed during the programming of another cell on the same word line. This occurs because programming is typically accomplished by applying a voltage of, e.g. 12V, on the word line, a voltage of, e.g. 6V, on the drain line, and grounding the source of the cell to be programmed. In this Wo 96~~o8ao 217 9 9 0 5 PCT~59$111563 situation, if the source of another cell on the same word line is allowed to float, it may be turned on temporarily as its capacitance is charged, and hence may be programmed. Therefore, to overcome this problem, most devices require complicated disturb prevention circuitry which, for example, holds the source of the cell that is not being programmed at some voltage during programming.
What is needed is a method for forming a non-volatile memory array with improved isolation between diffusion lines. The method should be compatible with conventional processing and allow for forming a variety of memory devices which do not require complicated decoders or disturb prevention drcuitry.
Strips of polysiiicon run perpendicular to the diffusion regions to form the control gates.
Although sharing the same drain region with an adjacent column of cells resuits in a smaller cell size, this scheme complicates the decoder since, to access a cell, in addition to addressing the drain and word line of the cell, it is necessary to address one of the two source regions an each side of the drain. Additionally, a problem which may occur in such cells is parasitic program disturb, wherein an erased cell may get programmed during the programming of another cell on the same word line. This occurs because programming is typically accomplished by applying a voltage of, e.g. 12V, on the word line, a voltage of, e.g. 6V, on the drain line, and grounding the source of the cell to be programmed. In this Wo 96~~o8ao 217 9 9 0 5 PCT~59$111563 situation, if the source of another cell on the same word line is allowed to float, it may be turned on temporarily as its capacitance is charged, and hence may be programmed. Therefore, to overcome this problem, most devices require complicated disturb prevention circuitry which, for example, holds the source of the cell that is not being programmed at some voltage during programming.
What is needed is a method for forming a non-volatile memory array with improved isolation between diffusion lines. The method should be compatible with conventional processing and allow for forming a variety of memory devices which do not require complicated decoders or disturb prevention drcuitry.
-3-SUMMARY OF THE INVENTION
A method of forming an array of memory devices is disclosed. First, parallel, spaced-apart strips comprising, e.g., nitride, are formed on a semiconductor substrate.
Field oxide regions are then formed between the strips. The first strips are removed, a gate or tunnel oxide is grown, and second strips comprising, e.g., a first layer of polysilicon and a layer of, e.g., nitride are formed in a direction perpendicular to the first strips. The field oxide between the second strips is etched, followed by an ion implantation. The nitride layer is removed on some of the second strips. An oxide is grown over the source and drain regions, to form buried source and drain regions.
Additionally, in this step, the polysilicon of the second strips which have had the nitride layer removed are oxidized as well. In this way, improved isolation between the diffusion lines is obtained. Next, a second layer of polysilicon is deposited.
The second layer may, together, with the polysilicon of the second strip, comprise the gate for a single polysilicon memory array. Alternatively, these layers may form the floating gate of a floating gate memory device. Next, an integrate dielectric, followed by a third polysilicon layer is deposited. The third polysilicon is defined and an etch is performed to etch the third polysilicon, the integrate dielectric, the second polysilicon layer, and the first polysilicon layer between the third polysilicon lines.
In one aspect, the present invention provides a method of forming a memory device comprising the steps of: forming substantially parallel spaced apart first strips on a semiconductor substrate; forming first oxide regions between said first strips;
forming substantially parallel spaced apart second strips on said substrate, said second strips oriented substantially perpendicular to said first strips, said second strips comprising a first conductive layer and a first masking layer; and, forming electrical isolation between adjacent diffusion lines by oxidizing said conductive layer of a first set of said second strips comprising at least two of said second strips, said first set separated by a second set of said second strips comprising at least two of said second strips.
In a further aspect, the present invention provides a method of forming a memory device comprising the steps of: forming substantially parallel spaced apart first strips on a semiconductor substrate; forming first oxide regions between said first strips; forming substantially parallel spaced apart second strips on said substrate, said -3 a-second strips oriented substantially perpendicular to said first strips, said second strips comprising a first conductive layer and a first masking layer; forming doped regions between said second strips, said doped regions comprising source regions and drain regions; and, forming electrical isolation between said drain regions by oxidizing said conductive layer of those second strips between two of said drain regions.
Additional features and benefits of the present invention will become apparent from the detailed description, figures, and claims set forth below.
A method of forming an array of memory devices is disclosed. First, parallel, spaced-apart strips comprising, e.g., nitride, are formed on a semiconductor substrate.
Field oxide regions are then formed between the strips. The first strips are removed, a gate or tunnel oxide is grown, and second strips comprising, e.g., a first layer of polysilicon and a layer of, e.g., nitride are formed in a direction perpendicular to the first strips. The field oxide between the second strips is etched, followed by an ion implantation. The nitride layer is removed on some of the second strips. An oxide is grown over the source and drain regions, to form buried source and drain regions.
Additionally, in this step, the polysilicon of the second strips which have had the nitride layer removed are oxidized as well. In this way, improved isolation between the diffusion lines is obtained. Next, a second layer of polysilicon is deposited.
The second layer may, together, with the polysilicon of the second strip, comprise the gate for a single polysilicon memory array. Alternatively, these layers may form the floating gate of a floating gate memory device. Next, an integrate dielectric, followed by a third polysilicon layer is deposited. The third polysilicon is defined and an etch is performed to etch the third polysilicon, the integrate dielectric, the second polysilicon layer, and the first polysilicon layer between the third polysilicon lines.
In one aspect, the present invention provides a method of forming a memory device comprising the steps of: forming substantially parallel spaced apart first strips on a semiconductor substrate; forming first oxide regions between said first strips;
forming substantially parallel spaced apart second strips on said substrate, said second strips oriented substantially perpendicular to said first strips, said second strips comprising a first conductive layer and a first masking layer; and, forming electrical isolation between adjacent diffusion lines by oxidizing said conductive layer of a first set of said second strips comprising at least two of said second strips, said first set separated by a second set of said second strips comprising at least two of said second strips.
In a further aspect, the present invention provides a method of forming a memory device comprising the steps of: forming substantially parallel spaced apart first strips on a semiconductor substrate; forming first oxide regions between said first strips; forming substantially parallel spaced apart second strips on said substrate, said -3 a-second strips oriented substantially perpendicular to said first strips, said second strips comprising a first conductive layer and a first masking layer; forming doped regions between said second strips, said doped regions comprising source regions and drain regions; and, forming electrical isolation between said drain regions by oxidizing said conductive layer of those second strips between two of said drain regions.
Additional features and benefits of the present invention will become apparent from the detailed description, figures, and claims set forth below.
-4-BRIEF DESGI~ON OF THE DRAWINGS
The present invention is illustrated by way of example and not limitation in the accompanying figures in which:
Figure 1A shows a top view of a semiconductor substrate after formation of first strips.
Figure 1B shows a cross-sectional view of the structure of Figure lA.
Figure 2A shows the structure of Figure lA after ah oxidation step.
Figure 2B shows a cross-sectional view of the structure of Figure 2A.
Figure 3A shows the structure of Figures 2A and 2B after formation of second strips.
Figure 3B shows a cross-sectional view of the structure of Figure 3A.
Figure 4A shows the structure of Figure 3A and 3B after an oxide etch. .: :: : ' . .. . - _ ... .
Figure 4B shows a aoss-sectional view of the structure of Figure 4A.
Figure SA shows the structure of Figures 4A and 4B after the nitride layer has been removed from some of the second strips.
Figure 5B shows a cross-sectional view of the structure of Figure 5A.
W O 96110840 217 9 9 0 ~ PCTlU595111563
The present invention is illustrated by way of example and not limitation in the accompanying figures in which:
Figure 1A shows a top view of a semiconductor substrate after formation of first strips.
Figure 1B shows a cross-sectional view of the structure of Figure lA.
Figure 2A shows the structure of Figure lA after ah oxidation step.
Figure 2B shows a cross-sectional view of the structure of Figure 2A.
Figure 3A shows the structure of Figures 2A and 2B after formation of second strips.
Figure 3B shows a cross-sectional view of the structure of Figure 3A.
Figure 4A shows the structure of Figure 3A and 3B after an oxide etch. .: :: : ' . .. . - _ ... .
Figure 4B shows a aoss-sectional view of the structure of Figure 4A.
Figure SA shows the structure of Figures 4A and 4B after the nitride layer has been removed from some of the second strips.
Figure 5B shows a cross-sectional view of the structure of Figure 5A.
W O 96110840 217 9 9 0 ~ PCTlU595111563
-5-Figure 6 shows a cross-sectional view of the structure of Figures 5A and 5B after an oxidation has been performed.
Figure 7A shows the structure of Figure 6 after formation of polysilimn strips over the second strips in the fabrication of a floating gate memory device.
Figure 7B shows a cross-sectional view of the structure of Figure 7A.
Figure 8 shows a cross-sectional view of the structure of Figures 7A and 7B after deposition of an insulator, third polysilicon layer, and masking layer.
Figure 9 shows a top view of the structure of Figure 8.
Figure XO show the structure of Figure 9 after an etch step.
Figure 11A shows the structure of Figure 6 after deposition of a polysilicon Iayer and formation of a patterning layer in the fabrication of a ROM device.
Figure 11B shows a cross-sectional view of the structure of Figure 11A.
Figure 7A shows the structure of Figure 6 after formation of polysilimn strips over the second strips in the fabrication of a floating gate memory device.
Figure 7B shows a cross-sectional view of the structure of Figure 7A.
Figure 8 shows a cross-sectional view of the structure of Figures 7A and 7B after deposition of an insulator, third polysilicon layer, and masking layer.
Figure 9 shows a top view of the structure of Figure 8.
Figure XO show the structure of Figure 9 after an etch step.
Figure 11A shows the structure of Figure 6 after deposition of a polysilicon Iayer and formation of a patterning layer in the fabrication of a ROM device.
Figure 11B shows a cross-sectional view of the structure of Figure 11A.
-6-DETAILED DESCRIPTION -A method of forming a memory array with improved isolation between diffusion lines is disclosed. In the following description, numerous specific details are set forth such as specific materials, device layers, fabrication steps and sequences, dimensions, etc. in order to provide a thorough understanding of the present invention. It will be obvious, however, to one skilled in the art that these specific details need not be employed to practice the present invention. In other instances, well known materials or methods have not been described in detail in order to avoid unnecessarily obscuring the present invention.
Referring now to Figure 1A a top view of a semiconductor substrate 100 is shown. Prior to the point in processing in Figure IA, in a currently preferred embodiment, substrate I00 has had pad oxide IOI
grown thereon. In a currently preferred embodiment, pad oxide has a thickness of approximately 100A-200A. Next, an oxidation mask is formed by depositing a blanket layer of, for example, nitride, approximately 1000r~-2000r~ thick. This blanket layer is then patterned using standard lithographic techniques, and etched to form the strips I02 shown in Figure IA. Figure 1B shows a Qoss-sectional view of the structure of Figure lA, along a portion of the section indicated in Figure IA. Following the stage of processing shown in Figures lA and 1B, a recess etch is performed to remove a thickness of approximately IOOOt~-2000A of substrate I00 from the regions between strips I02. In one embodiment, this is followed by an ion implantation to increase the threshold voltage of the field oxide strips to be formed between the strips 102, as described below in conjunction with Figures 2A and 2B.
i2eferring to Figure 2A a field oxide 201 is next grown between the strips I02 In a currently preferred embodiment, the field oxide is grown using a conventional local oxidation of silicon (LOCOS) process, to a thickness of approximately 2000th-3000.x. Figure 2B shows a cross-sectional view of the structure Figure 2A through a portion of the cross-section indicated in Figure 2A. Following the point of processing shown in Figures 2A and 2B, nitride strips 102, along with pad oxide layer 101 are etched away.
_'j _ Next, a thin oxide, which may be a gate oxide or tunnel oxide, depending upon the device io be formed, is grown in the active areas, i.e.
the areas previously covered by strips I02. Typically, the gate or tunnel oxide has a thickness of approximately 100 angstroms or less. Referring to Figure 3A, thin oxide 30I is disposed between the field oxide 201, in the regions previously occupied by strips I02. Next, substantially parallel, spaced apart strips 302 are formed above and in a direction substantially perpendicular to the direction of the field oxide 201 and thin oxide 301. Strips 302 are formed by depositing a first layer 302a.of, for example, polysiIicon, of approximately 500-700 angstroms thickness, followed by a thin layer 302b of, for example, nitride having a thickness of approximately 200 angstroms in a currently preferred embodiment.
Next, a patterning layer 302c is deposited and patterned using standard lithographic techniques to define the strips 302. Then, an etch of the polysilicon and nitride layers is performed to form the strips 302. Figure 3B shows a cross-sectional view of the structure of Figure 3A through a portion of the secfion indicated in Figure 3A. As shown, each of the strips 302 comprise the polysiIicon iayer 302a, nitride layer 302b, and patterning layer 302c, as desQibed above.
Following the stage of processing shown in Figures 3A and 3B, an -etch of field oxide 20I, and thin oxide 301, in the regions between the strips 302 is performed. in this step, it is preferable to use an etch having a high selectivity of oxide to sificon.~ For example, if is desirable that the ;
etch have an oxide silicon selectivity of 10:I or greater. Etch processes to.
.:
achieve this are known to one of skill in the art. ~ - . --. . .. .
Figure 4.A shows a top view of the substrate after the etch has been , completed: Figure 4B shows a cross-sectional view through a portion of the moss-section indicated in Figure 4A. As shown in Figure 4B, thin oxide 30I remains underneath strips 302, but not between the strips 302.
In a similar way, field oxide 201 remains underneath the strips 302 along the cross-section not shown in Figure 4B. As can be seen in Figures 4A
and 4B, one of regions 401 (which will become drain regions), or regions 4D2 (which will be-mme source regions), is present between each of the strips 302.
(~ WO 96!10840 217 9 9 0 ~ PCTIU595l11563 _g_ Referring to Figure 4B, subsequent to the above-described oxide etch, an ion implantation, as shown by arrows 405 is performed on the substrate to form self-aligned source region 402 and drain regions 401. In a currently preferred embodiment, ion implantation 405 comprises arsenic and/or phosphorous. For example, in one embodiment, both regions 401 and 402 may be implanted with, for example, arsenic to a level in the range of approximately 1x10'5 / cm2 to SxlO'5 / cm2.
Following this implantation, the patterning layer 302c may be removed, followed by a patterning layer which masks the drain regions 40I while exposing the source regions 402_ Then, the source regions 402 may be _ .
implanted with phosphorus to a level of approximately 0.2x10'5 / cm2 to 0.8x10'5 / cm2 . in this way, during a diffusion step, the source regions will diffuse deeper, with a more gradual dopant ingredient than the drain regions. It will be understood that following implantation, the dopant ions are present near the surface of substrate 100 in the implanted regions. For purposes of illustration, the implanted ions are not shown prior to diffusion in Figures 4A-5B.
Following the stage of processing shown in Figures 4A and 4B, patterning layer 302c, if it has not been removed during the source/drain implants, is removed. Next, an additional patterning layer is used to expose the strips 3D2 which lie between drain regions 401. For example, in a currently preferred embodiment, every third one of the strips 302 is exposed, which will provide for a shared source region between two drain regions 401, with the drain regions separated from other drain regions by isolation regions. After the patterning layer has been formed, exposing the above-desQibed ones of strips 302, an etch of the nitride layer 302b from the exposed strips 302 is performed. Referring now to .. .
Figure SA, as shown, two of the strips 302, identified by Qoss-hatching and reference numeral 302a, have had nitride layer 3D2b removed. The remaining strips 302 continue to have both polysilicon layer 302a and nitride layer 302b. in Figure 5A the oxide regions 20I and 30I beneath the strips 302 are not shown for clarity. Figure ~B shows a cross-section of the structure of Figure SA, through a portion of the section indicated in Figure SA.
WO 96!10840 217 9 9 p 5 p~~S95i11563 _g_ Next, a low temperature (for example, approximately 850°C) oxidation is performed in steam to form a self aligned thick oxide on top of the source and drain regions, thus forming buried source and drain regions. Referring to Figure 6, a cross-sectional view through the same portion as shown in Figure 5B, after the oxidation, is shown. During this oxidation; the regions of the substrate not masked by the strips 302 now have self aligned thick oxide 601 therein, disposed directly above either a source 402 or drain 401. Additionally, the polysilicon layer 302a of the strips 302 between drain regions 401, which have had nitride layer 302b removed, is oxidized to form oxide region 602.
As shown in Figure 6, the oxidized polysilicon 602 now serves to isolate the two adjacent bit lines 401, such that each device in a column has its own drain 401 without sharing the drain 401 with adjacent cells.
in this way, the decoder design is made less complicated since there is no need to address the source region 402. Additionally, because the drain is common to the cells in a single column, and is not adjacent to two sources, there is no need to apply a disturb prevention voltage to other sources along the same word line. Thus, the problem of program disturb is prevented, thereby eliminating the need for disturb prevention circuitry. Following the oxidation, the nitride layer 302b is removed from the remaining strips 302, to expose the polysilicon layer 302a.
The array of the present invention may be used, for example, for single poIysilicon memories such as read only memories (ROM) and may also be used for various floating gate type memories. in an embodiment where a floating gate device is formed, in a preferred embodiment a layer of, for example, polysiiicon is deposited and patterned as shown by ' - .
polysilimn lines 702 of Figure 7A. As shown, each of the polysilicon strips 702 overlaps each of the first strips 302a which were not oxidized, on both sides. This overlap provides full coverage of the first polysilicon strip 302x, which provides for good control of the polysilicon etch in forming the strips 702, since no etch of the first polysilicon strip 302a can occur during the etch to form the strips 702 Also shown in Figure 7A is the oxide layer 602 formed from the first polysilicon layer 302a in the strips 302 between diffusion regions 401. Although thick oxide regions WO 96110$40 217 9 9 0 ~ I'~1L1S95/II563 60I are not shown in Figure 7A, they are understood to be present alongside the oxide regions 602 and generally continuous therewith as shown in Figure 6.
Referring now to Figure 7B, a Qoss-sectional view of the structure of Figure 7A, along a portion of the section indicated in Figure 7A, is shown. As can be seen in Figure 7B, since the source regions 402 and drain regions 401 are buried beneath the thick oxide region 60I, the second polysilicon layer 702 may have the overlap described above without contact to the source regions 402 or drain regions 401.
Additionally, as shown, second polysilicon layer 702 overlaps on the side of the drain 40I to a greater extent than on the side of the source 402. As will be seen, the polysilicon layers 302a and 702 together comprise the floating gate of the device- By overlapping the drain 401 to the extent shown, good floating gate to drain capacitive coupling is achieved, which is helpful in the programming and reading of many types of devices.
Additionaliy, with only a minimal floating gate to source overlap, high fields may be established allowing for faster erase from the source 402.
It will be appredated that the second poIysilicon layer 702 may overlap either the source 402 or the drain 40I to a greater or lesser exten t than that shown depending upon desired device characteristics. It will also be appreciated that in some devices, the polysilicon layer 702 may not be needed, and the floating gate may be made from polysilicon layer 302a alone.
Following the stage of processing shown in Figure 7A and Figure 7B, one or more dielectric layers is deposited on the substrate. For _ example, in a currently preferred embodiment a three layer composite dielectric comprising a first oxide layer having a thickness in the range of approximately 50P., a layer of nitride having a thickness of approximately IOO.a., and a second oxide layer having a thickness of approximately 50A is deposited. Referring briefly to Figure B, which is along the same Qoss-section as Figure 7B, this composite dielectric layer is shown as intergate dielectric 801. Following deposition of the composite intergate dielectric 801, a conductive layer comprising, in a currently preferred embodiment polysilicon having a thickness in the WO 96!10840 2 7 7 9 9 0 5 p~T~S95/11563 range of approximately 1500A, and a metal or silicide layer such as tungsten or tungsten silicide having a thickness in the range of approximately I500~. is deposited, as shown by layer 802 of Figure 8.
Next, a patterning layer 805 is formed by standard lithographic techniques.
Referring now to Figure 9, a top view of the structure of Figure 8 is shown. The location of the cross-sectional view of Figure a is indicated in Figure 9. As can be seen, patterning layer 805 is patterned into strips which run substantially perpendicular to the polysilicon strips 702 and disposed substantially above the active area of the device, including above the region having tunnel oxide 301.
After formation of the patterning layer 805, an etch through the polysilicon layer 802, intergate dielectric layer 801, polysilicon layer 702, and polysilicon layer 302a, in the regions not covered by the patterning layer 805 is performed. Following the etch, and removal of patterning layer 805, the substrate appears as shown in Figure 10. In each cell, the floating gate comprises polysilicon layer 302a, and polysilicon 702 which overlaps and is in contact with layer 302a as tiiscussed previously.
Further, the strips 802 form the rnntrol gate of the device. In Figure 10, four columns of devices,10I0, IOlI, IOI2,1013, are shown. As described previously, while adjacent columns such as column IOI I and 1012 share a single source 402, each of the columns has its own drain 40I. It will be understood that a device may comprise any number of columns.
Additionally, although four rows are shown in Figure 10, the device may comprise any number of such rows. In a preferred embodiment, a contactless array is fabricated, i.e., each source 402 and drain 40I does not have a contact at earn cell. Since the drain regions 401 and source regions 402 are continuous and common to each cell in a column, contact need not necessarily be made at each cell, but rather can be made at a common point along the diffusion lines. In a preferred embodiment, contact is made to each drain 401, and source 402 at approximately every sixteen cells or so along a column. It will be appreciated that this may be varied, depending upon the acceptable voltage drop (due to resistance along the diffusion lines) at cells distant from the contacts.
As described earlier, the array of the present invention may be used to fabricate the floating gate device desQibed above, as well as single polysilicon memories such as ROMs. In the fabrication of a ROM, after the stage of processing shown in Figure 6, and deposition of a second conductive layer, for example, polysilicon layer 1102, which is substantially similar to layer 702, a patterning layer 1105 is formed as shown in Figure 11A. For clarity, the field oxide and thin oxide regions are not shown in Figure lIA. As shown, the patterning layer 1105 forms parallel strips covering the active area of the devices and extending substantially perpendicular to the source/drain strips. A multi-step etch process is then performed to remove those portions of layer 1102 not masked by the patterning layer strips 1105. Additionally in this process, the exposed portions of the intergate dielectric 801 and first polysiIicon layer 302a between the patterning layer strips I105 is also removed.
Layer II02, together with polysilicon layer 302a, makes up the gate of the device. Figure I1B shows a moss-sed3onal view of the structure of Figure IlA through a portion of the section indicated in Figure 11A. In the case of a ROM, thin oxide 301 comprises a gate oxide.
It will be appreciated that many modifications to the above described embodiments may be made by one of skill in the art. For example, different materials may be used in place of the various layers such as the polysilicon layers, nitride layers and dielectric layers, depending upon device and process requirements. Further, the poiysilicon layer 702 may not be required in all cases, depending upon device requirements. -As desQibed above, use of the second polysilimn .
layer 702, patterned to have the asymmetrical overlap described above, :.
results in improved device performance for many types of devices., In .
addition, the sequence of processing steps, including implantations, and depositions may be varied, and it is understood that the present invention is not limited to the processing sequence as described above.
Finally, numerous other steps may be carried out either before, during, or after the processing desa~ibed above to form the completed device. For example, in forming a ROM memory, a masked implant is typically carried out to program the device. As another example, although the WO 96110840 ~ ' 7 9 9 0 5 p~~gg5111563 fabrication of a buried bit line device has been described, the present invention may be used in the fabrication of devices wherein diffusion lines are not buried under the thick oxide regions 601.
Thus, a method for forming improved isolation between diffusion lines in a memory array has been described. Although specific embodiments, including specific equipment, parameters, methods, and materials have been described, various modifications to the disclosed embodiments will be apparent to one of ordinary skill in the art upon reading this disclosure. Therefore, it is to be understood that such embodiments are merely illustrative of and not restrictive on the broad invention and that this invention is not limited to the speclfic embodiments shown and described.
Referring now to Figure 1A a top view of a semiconductor substrate 100 is shown. Prior to the point in processing in Figure IA, in a currently preferred embodiment, substrate I00 has had pad oxide IOI
grown thereon. In a currently preferred embodiment, pad oxide has a thickness of approximately 100A-200A. Next, an oxidation mask is formed by depositing a blanket layer of, for example, nitride, approximately 1000r~-2000r~ thick. This blanket layer is then patterned using standard lithographic techniques, and etched to form the strips I02 shown in Figure IA. Figure 1B shows a Qoss-sectional view of the structure of Figure lA, along a portion of the section indicated in Figure IA. Following the stage of processing shown in Figures lA and 1B, a recess etch is performed to remove a thickness of approximately IOOOt~-2000A of substrate I00 from the regions between strips I02. In one embodiment, this is followed by an ion implantation to increase the threshold voltage of the field oxide strips to be formed between the strips 102, as described below in conjunction with Figures 2A and 2B.
i2eferring to Figure 2A a field oxide 201 is next grown between the strips I02 In a currently preferred embodiment, the field oxide is grown using a conventional local oxidation of silicon (LOCOS) process, to a thickness of approximately 2000th-3000.x. Figure 2B shows a cross-sectional view of the structure Figure 2A through a portion of the cross-section indicated in Figure 2A. Following the point of processing shown in Figures 2A and 2B, nitride strips 102, along with pad oxide layer 101 are etched away.
_'j _ Next, a thin oxide, which may be a gate oxide or tunnel oxide, depending upon the device io be formed, is grown in the active areas, i.e.
the areas previously covered by strips I02. Typically, the gate or tunnel oxide has a thickness of approximately 100 angstroms or less. Referring to Figure 3A, thin oxide 30I is disposed between the field oxide 201, in the regions previously occupied by strips I02. Next, substantially parallel, spaced apart strips 302 are formed above and in a direction substantially perpendicular to the direction of the field oxide 201 and thin oxide 301. Strips 302 are formed by depositing a first layer 302a.of, for example, polysiIicon, of approximately 500-700 angstroms thickness, followed by a thin layer 302b of, for example, nitride having a thickness of approximately 200 angstroms in a currently preferred embodiment.
Next, a patterning layer 302c is deposited and patterned using standard lithographic techniques to define the strips 302. Then, an etch of the polysilicon and nitride layers is performed to form the strips 302. Figure 3B shows a cross-sectional view of the structure of Figure 3A through a portion of the secfion indicated in Figure 3A. As shown, each of the strips 302 comprise the polysiIicon iayer 302a, nitride layer 302b, and patterning layer 302c, as desQibed above.
Following the stage of processing shown in Figures 3A and 3B, an -etch of field oxide 20I, and thin oxide 301, in the regions between the strips 302 is performed. in this step, it is preferable to use an etch having a high selectivity of oxide to sificon.~ For example, if is desirable that the ;
etch have an oxide silicon selectivity of 10:I or greater. Etch processes to.
.:
achieve this are known to one of skill in the art. ~ - . --. . .. .
Figure 4.A shows a top view of the substrate after the etch has been , completed: Figure 4B shows a cross-sectional view through a portion of the moss-section indicated in Figure 4A. As shown in Figure 4B, thin oxide 30I remains underneath strips 302, but not between the strips 302.
In a similar way, field oxide 201 remains underneath the strips 302 along the cross-section not shown in Figure 4B. As can be seen in Figures 4A
and 4B, one of regions 401 (which will become drain regions), or regions 4D2 (which will be-mme source regions), is present between each of the strips 302.
(~ WO 96!10840 217 9 9 0 ~ PCTIU595l11563 _g_ Referring to Figure 4B, subsequent to the above-described oxide etch, an ion implantation, as shown by arrows 405 is performed on the substrate to form self-aligned source region 402 and drain regions 401. In a currently preferred embodiment, ion implantation 405 comprises arsenic and/or phosphorous. For example, in one embodiment, both regions 401 and 402 may be implanted with, for example, arsenic to a level in the range of approximately 1x10'5 / cm2 to SxlO'5 / cm2.
Following this implantation, the patterning layer 302c may be removed, followed by a patterning layer which masks the drain regions 40I while exposing the source regions 402_ Then, the source regions 402 may be _ .
implanted with phosphorus to a level of approximately 0.2x10'5 / cm2 to 0.8x10'5 / cm2 . in this way, during a diffusion step, the source regions will diffuse deeper, with a more gradual dopant ingredient than the drain regions. It will be understood that following implantation, the dopant ions are present near the surface of substrate 100 in the implanted regions. For purposes of illustration, the implanted ions are not shown prior to diffusion in Figures 4A-5B.
Following the stage of processing shown in Figures 4A and 4B, patterning layer 302c, if it has not been removed during the source/drain implants, is removed. Next, an additional patterning layer is used to expose the strips 3D2 which lie between drain regions 401. For example, in a currently preferred embodiment, every third one of the strips 302 is exposed, which will provide for a shared source region between two drain regions 401, with the drain regions separated from other drain regions by isolation regions. After the patterning layer has been formed, exposing the above-desQibed ones of strips 302, an etch of the nitride layer 302b from the exposed strips 302 is performed. Referring now to .. .
Figure SA, as shown, two of the strips 302, identified by Qoss-hatching and reference numeral 302a, have had nitride layer 3D2b removed. The remaining strips 302 continue to have both polysilicon layer 302a and nitride layer 302b. in Figure 5A the oxide regions 20I and 30I beneath the strips 302 are not shown for clarity. Figure ~B shows a cross-section of the structure of Figure SA, through a portion of the section indicated in Figure SA.
WO 96!10840 217 9 9 p 5 p~~S95i11563 _g_ Next, a low temperature (for example, approximately 850°C) oxidation is performed in steam to form a self aligned thick oxide on top of the source and drain regions, thus forming buried source and drain regions. Referring to Figure 6, a cross-sectional view through the same portion as shown in Figure 5B, after the oxidation, is shown. During this oxidation; the regions of the substrate not masked by the strips 302 now have self aligned thick oxide 601 therein, disposed directly above either a source 402 or drain 401. Additionally, the polysilicon layer 302a of the strips 302 between drain regions 401, which have had nitride layer 302b removed, is oxidized to form oxide region 602.
As shown in Figure 6, the oxidized polysilicon 602 now serves to isolate the two adjacent bit lines 401, such that each device in a column has its own drain 401 without sharing the drain 401 with adjacent cells.
in this way, the decoder design is made less complicated since there is no need to address the source region 402. Additionally, because the drain is common to the cells in a single column, and is not adjacent to two sources, there is no need to apply a disturb prevention voltage to other sources along the same word line. Thus, the problem of program disturb is prevented, thereby eliminating the need for disturb prevention circuitry. Following the oxidation, the nitride layer 302b is removed from the remaining strips 302, to expose the polysilicon layer 302a.
The array of the present invention may be used, for example, for single poIysilicon memories such as read only memories (ROM) and may also be used for various floating gate type memories. in an embodiment where a floating gate device is formed, in a preferred embodiment a layer of, for example, polysiiicon is deposited and patterned as shown by ' - .
polysilimn lines 702 of Figure 7A. As shown, each of the polysilicon strips 702 overlaps each of the first strips 302a which were not oxidized, on both sides. This overlap provides full coverage of the first polysilicon strip 302x, which provides for good control of the polysilicon etch in forming the strips 702, since no etch of the first polysilicon strip 302a can occur during the etch to form the strips 702 Also shown in Figure 7A is the oxide layer 602 formed from the first polysilicon layer 302a in the strips 302 between diffusion regions 401. Although thick oxide regions WO 96110$40 217 9 9 0 ~ I'~1L1S95/II563 60I are not shown in Figure 7A, they are understood to be present alongside the oxide regions 602 and generally continuous therewith as shown in Figure 6.
Referring now to Figure 7B, a Qoss-sectional view of the structure of Figure 7A, along a portion of the section indicated in Figure 7A, is shown. As can be seen in Figure 7B, since the source regions 402 and drain regions 401 are buried beneath the thick oxide region 60I, the second polysilicon layer 702 may have the overlap described above without contact to the source regions 402 or drain regions 401.
Additionally, as shown, second polysilicon layer 702 overlaps on the side of the drain 40I to a greater extent than on the side of the source 402. As will be seen, the polysilicon layers 302a and 702 together comprise the floating gate of the device- By overlapping the drain 401 to the extent shown, good floating gate to drain capacitive coupling is achieved, which is helpful in the programming and reading of many types of devices.
Additionaliy, with only a minimal floating gate to source overlap, high fields may be established allowing for faster erase from the source 402.
It will be appredated that the second poIysilicon layer 702 may overlap either the source 402 or the drain 40I to a greater or lesser exten t than that shown depending upon desired device characteristics. It will also be appreciated that in some devices, the polysilicon layer 702 may not be needed, and the floating gate may be made from polysilicon layer 302a alone.
Following the stage of processing shown in Figure 7A and Figure 7B, one or more dielectric layers is deposited on the substrate. For _ example, in a currently preferred embodiment a three layer composite dielectric comprising a first oxide layer having a thickness in the range of approximately 50P., a layer of nitride having a thickness of approximately IOO.a., and a second oxide layer having a thickness of approximately 50A is deposited. Referring briefly to Figure B, which is along the same Qoss-section as Figure 7B, this composite dielectric layer is shown as intergate dielectric 801. Following deposition of the composite intergate dielectric 801, a conductive layer comprising, in a currently preferred embodiment polysilicon having a thickness in the WO 96!10840 2 7 7 9 9 0 5 p~T~S95/11563 range of approximately 1500A, and a metal or silicide layer such as tungsten or tungsten silicide having a thickness in the range of approximately I500~. is deposited, as shown by layer 802 of Figure 8.
Next, a patterning layer 805 is formed by standard lithographic techniques.
Referring now to Figure 9, a top view of the structure of Figure 8 is shown. The location of the cross-sectional view of Figure a is indicated in Figure 9. As can be seen, patterning layer 805 is patterned into strips which run substantially perpendicular to the polysilicon strips 702 and disposed substantially above the active area of the device, including above the region having tunnel oxide 301.
After formation of the patterning layer 805, an etch through the polysilicon layer 802, intergate dielectric layer 801, polysilicon layer 702, and polysilicon layer 302a, in the regions not covered by the patterning layer 805 is performed. Following the etch, and removal of patterning layer 805, the substrate appears as shown in Figure 10. In each cell, the floating gate comprises polysilicon layer 302a, and polysilicon 702 which overlaps and is in contact with layer 302a as tiiscussed previously.
Further, the strips 802 form the rnntrol gate of the device. In Figure 10, four columns of devices,10I0, IOlI, IOI2,1013, are shown. As described previously, while adjacent columns such as column IOI I and 1012 share a single source 402, each of the columns has its own drain 40I. It will be understood that a device may comprise any number of columns.
Additionally, although four rows are shown in Figure 10, the device may comprise any number of such rows. In a preferred embodiment, a contactless array is fabricated, i.e., each source 402 and drain 40I does not have a contact at earn cell. Since the drain regions 401 and source regions 402 are continuous and common to each cell in a column, contact need not necessarily be made at each cell, but rather can be made at a common point along the diffusion lines. In a preferred embodiment, contact is made to each drain 401, and source 402 at approximately every sixteen cells or so along a column. It will be appreciated that this may be varied, depending upon the acceptable voltage drop (due to resistance along the diffusion lines) at cells distant from the contacts.
As described earlier, the array of the present invention may be used to fabricate the floating gate device desQibed above, as well as single polysilicon memories such as ROMs. In the fabrication of a ROM, after the stage of processing shown in Figure 6, and deposition of a second conductive layer, for example, polysilicon layer 1102, which is substantially similar to layer 702, a patterning layer 1105 is formed as shown in Figure 11A. For clarity, the field oxide and thin oxide regions are not shown in Figure lIA. As shown, the patterning layer 1105 forms parallel strips covering the active area of the devices and extending substantially perpendicular to the source/drain strips. A multi-step etch process is then performed to remove those portions of layer 1102 not masked by the patterning layer strips 1105. Additionally in this process, the exposed portions of the intergate dielectric 801 and first polysiIicon layer 302a between the patterning layer strips I105 is also removed.
Layer II02, together with polysilicon layer 302a, makes up the gate of the device. Figure I1B shows a moss-sed3onal view of the structure of Figure IlA through a portion of the section indicated in Figure 11A. In the case of a ROM, thin oxide 301 comprises a gate oxide.
It will be appreciated that many modifications to the above described embodiments may be made by one of skill in the art. For example, different materials may be used in place of the various layers such as the polysilicon layers, nitride layers and dielectric layers, depending upon device and process requirements. Further, the poiysilicon layer 702 may not be required in all cases, depending upon device requirements. -As desQibed above, use of the second polysilimn .
layer 702, patterned to have the asymmetrical overlap described above, :.
results in improved device performance for many types of devices., In .
addition, the sequence of processing steps, including implantations, and depositions may be varied, and it is understood that the present invention is not limited to the processing sequence as described above.
Finally, numerous other steps may be carried out either before, during, or after the processing desa~ibed above to form the completed device. For example, in forming a ROM memory, a masked implant is typically carried out to program the device. As another example, although the WO 96110840 ~ ' 7 9 9 0 5 p~~gg5111563 fabrication of a buried bit line device has been described, the present invention may be used in the fabrication of devices wherein diffusion lines are not buried under the thick oxide regions 601.
Thus, a method for forming improved isolation between diffusion lines in a memory array has been described. Although specific embodiments, including specific equipment, parameters, methods, and materials have been described, various modifications to the disclosed embodiments will be apparent to one of ordinary skill in the art upon reading this disclosure. Therefore, it is to be understood that such embodiments are merely illustrative of and not restrictive on the broad invention and that this invention is not limited to the speclfic embodiments shown and described.
Claims (20)
1. A method of forming a memory device comprising the steps of:
forming substantially parallel spaced apart first strips on a semiconductor substrate;
forming first oxide regions between said first strips;
forming substantially parallel spaced apart second strips on said substrate, said second strips oriented substantially perpendicular to said first strips, said second strips comprising a first conductive layer and a first masking layer; and, forming electrical isolation between adjacent diffusion lines by oxidizing said conductive layer of a first set of said second strips comprising at least two of said second strips, said first set separated by a second set of said second strips comprising at least two of said second strips.
forming substantially parallel spaced apart first strips on a semiconductor substrate;
forming first oxide regions between said first strips;
forming substantially parallel spaced apart second strips on said substrate, said second strips oriented substantially perpendicular to said first strips, said second strips comprising a first conductive layer and a first masking layer; and, forming electrical isolation between adjacent diffusion lines by oxidizing said conductive layer of a first set of said second strips comprising at least two of said second strips, said first set separated by a second set of said second strips comprising at least two of said second strips.
2. The method as described in claim 1 wherein said oxidizing step additionally oxidizes said substrate between said second strips.
3. The method as described in claim 1 further comprising doping said substrate in regions between said second strips prior to oxidizing said first conductive layer of said first set of said second strips.
4. The method as described in claim 3 wherein said doped regions between said second strips comprise source and drain regions, wherein adjacent ones of said drain regions are separated by at least one of said oxidized second strips.
5. The method as described in claim 1 further comprising forming third strips comprising a second conductive layer over and in electrical contact with said first conductive layer of said second strips.
6. The method as described in claim 4 further comprising forming third strips comprising a second conductive layer over and in electrical contact with said first conductive layer of said second strips.
7. The method as described in claim 5 wherein said third strips are formed by depositing said second conductive layer, forming a patterning layer on said second conductive layer having patterning layer strips corresponding to said third strips, said patterning layer strips being substantially perpendicular to said second strips, and removing said second conductive layer from regions not masked by said patterning layer strips, wherein portions of said first conductive layer between said patterning layer strips are also removed, wherein said first conductive layer and said second conductive layer form a gate of a ROM device.
8. The method as described in claim 6 wherein said third strips are formed by depositing said second conductive layer, forming a patterning layer on said second conductive layer having patterning layer strips corresponding to said third strips, said patterning layer strips being substantially perpendicular to said second strips, and removing said second conductive layer from regions not masked by said patterning layer strips, wherein portions of said first conductive layer between said patterning layer strips are also removed, wherein said first conductive layer and said second conductive layer form a gate of a ROM device.
9. The method as described in claim 5 wherein said third strips are formed by depositing said second conductive layer, forming a patterning layer on said second conductive layer having patterning layer strips corresponding to said third strips, said patterning layer strips being substantially parallel to said second strips and overlapping said second strips, and removing said second layer from regions not masked by said patterning layer strips, wherein said first conductive layer and said conductive layer form a floating gate of a floating gate memory device.
10. The method as described in claim 6 wherein said third strips are formed by depositing said second conductive layer, forming a patterning layer on said second conductive layer having patterning layer strips corresponding to said third strips, said patterning layer strips being substantially parallel to said second strips and overlapping said second strips, and removing said second layer from regions not masked by said patterning layer strips, wherein said first conductive layer and said conductive layer form a floating gate of a floating gate memory device.
11. The method as described in claim 9 further comprising forming fourth strips comprising a third conductive layer over said second conductive layer, said third conductive layer insulated from said second conductive layer by an insulative layer, said fourth strips formed by depositing said third conductive layer, forming a second patterning layer on said third conductive layer having second patterning layer strips corresponding to said fourth strips, said second patterning layer strips being substantially perpendicular to said third strips, and removing said third conductive layers from regions not masked by said second patterning layer strips, wherein portions of said first conductive layer, said insulative layer, and said second conductive layer between said second patterning layer strips are removed, wherein said third conductive layer comprises a control gate.
12. The method as described in claim 10 further comprising forming fourth strips comprising a third conductive layer over said second conductive layer, said third conductive layer insulated from said second conductive layer by an insulative layer, said fourth strips formed by depositing said third conductive layer, forming a second patterning layer on said third conductive layer having second patterning layer strips corresponding to said fourth strips, said second patterning layer strips being substantially perpendicular to said third strips, and removing said third conductive layers from regions not masked by said second patterning layer strips, wherein portions of said first conductive layer, said insulative layer, and said second conductive layer between said second patterning layer strips are removed, wherein said third conductive layer comprises a control gate.
13. The method as described in claim 10 wherein said third strips overlap said drain region to a greater extent than said source region.
14. The method as described in claim 12 wherein said third strips overlap said drain region to a greater extent than said source region.
15. A method of forming a memory device comprising the steps of:
forming substantially parallel spaced apart first strips on a semiconductor substrate;
forming first oxide regions between said first strips;
forming substantially parallel spaced apart second strips on said substrate, said second strips oriented substantially perpendicular to said first strips, said second strips comprising a first conductive layer and a first masking layer;
forming doped regions between said second strips, said doped regions comprising source regions and drain regions; and, forming electrical isolation between said drain regions by oxidizing said conductive layer of those second strips between two of said drain regions.
forming substantially parallel spaced apart first strips on a semiconductor substrate;
forming first oxide regions between said first strips;
forming substantially parallel spaced apart second strips on said substrate, said second strips oriented substantially perpendicular to said first strips, said second strips comprising a first conductive layer and a first masking layer;
forming doped regions between said second strips, said doped regions comprising source regions and drain regions; and, forming electrical isolation between said drain regions by oxidizing said conductive layer of those second strips between two of said drain regions.
16. The method as described in claim 15 wherein said oxidizing step additionally oxidizes said substrate between said second strips.
17. The method as described in claim 15 further comprising forming third strips comprising a second conductive layer over and in electrical contact with said first conductive layer of said second strips.
18. The method as described in claim 17 wherein said third strips are formed by depositing said second conductive layer, forming a patterning layer on said second conductive layer having patterning layer strips corresponding to said third strips, said patterning layer strips being substantially perpendicular to said second strips, and removing said second conductive layer from regions not masked by said patterning layer strips, wherein portions of said first conductive layer between said patterning layer strips are also removed, wherein said first conductive layer and said second conductive layer form a gate of a ROM device.
19. The method as described in claim 17 wherein said third strips are formed by depositing said second conductive layer, forming a patterning layer on said second conductive layer having patterning layer strips corresponding to said third strips, said patterning layer strips being substantially parallel to said second strips and overlapping said second strips, and removing said second layer from regions not masked by said patterning layer strips, wherein said first conductive layer and said conductive layer form a floating gate of a floating gate memory device.
20. The method as described in claim 19 further comprising forming fourth strips comprising a third conductive layer over said second conductive layer, said third conductive layer insulated from said second conductive layer by an insulative layer, said fourth strips formed by depositing said third conductive layer, forming a second patterning layer on said third conductive layer having second patterning layer strips corresponding to said fourth strips, said second patterning layer strips being substantially perpendicular to said third strips, and removing said third conductive layers from regions not masked by said second patterning layer strips, wherein portions of said first conductive layer, said insulative layer, and said second conductive layer between said second patterning layer strips are removed, wherein said third conductive layer comprises a control gate.
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/315,876 US5466624A (en) | 1994-09-30 | 1994-09-30 | Isolation between diffusion lines in a memory array |
| US08/315,876 | 1994-09-30 | ||
| PCT/US1995/011563 WO1996010840A1 (en) | 1994-09-30 | 1995-09-13 | Improved isolation between diffusion lines in a memory array |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2179905A1 CA2179905A1 (en) | 1996-04-11 |
| CA2179905C true CA2179905C (en) | 2007-02-06 |
Family
ID=37734822
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002179905A Expired - Fee Related CA2179905C (en) | 1994-09-30 | 1995-09-13 | Improved isolation between diffusion lines in a memory array |
Country Status (1)
| Country | Link |
|---|---|
| CA (1) | CA2179905C (en) |
-
1995
- 1995-09-13 CA CA002179905A patent/CA2179905C/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CA2179905A1 (en) | 1996-04-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5021848A (en) | Electrically-erasable and electrically-programmable memory storage devices with self aligned tunnel dielectric area and the method of fabricating thereof | |
| US5656527A (en) | Method for fabricating a non-volatile semiconductor memory device having storage cell array and peripheral circuit, and a structure therefore | |
| US5019879A (en) | Electrically-flash-erasable and electrically-programmable memory storage devices with self aligned tunnel dielectric area | |
| KR100251981B1 (en) | Nonvolatile semiconductor memory and method for fabricating the same | |
| US5969382A (en) | EPROM in high density CMOS having added substrate diffusion | |
| US5466622A (en) | Process for fabricating integrated devices including nonvolatile memories and transistors with tunnel oxide protection | |
| JPH04229654A (en) | Method for manufacture of contactless floating gate memory array | |
| KR100292159B1 (en) | Integrated circuit and integrated circuit manufacturing method | |
| US5469383A (en) | Memory cell array having continuous-strip field-oxide regions | |
| EP0573728B1 (en) | Process for fabricating high density contactless EPROMs | |
| US5200636A (en) | Semiconductor device having E2 PROM and EPROM in one chip | |
| US5479036A (en) | Fieldless split-gate EPROM/Flash EPROM | |
| US5466624A (en) | Isolation between diffusion lines in a memory array | |
| US5354703A (en) | EEPROM cell array with tight erase distribution | |
| EP1506573B1 (en) | Manufacturing method for ultra small thin windows in floating gate transistors | |
| US5623443A (en) | Scalable EPROM array with thick and thin non-field oxide gate insulators | |
| US6268247B1 (en) | Memory cell of the EEPROM type having its threshold set by implantation, and fabrication method | |
| US5365082A (en) | MOSFET cell array | |
| US6326266B1 (en) | Method of manufacturing an EPROM memory device having memory cells organized in a tablecloth matrix | |
| US5565371A (en) | Method of making EPROM with separate erasing and programming regions | |
| JPH06283721A (en) | Nonvolatile memory-cell, its array device, its manufacture, and its memory circuit | |
| KR100195678B1 (en) | Semiconductor memory device and method of fabricating the same | |
| CA2179905C (en) | Improved isolation between diffusion lines in a memory array | |
| US6329245B1 (en) | Flash memory array structure with reduced bit-line pitch | |
| JP4420478B2 (en) | Method for manufacturing nonvolatile semiconductor memory device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKLA | Lapsed | ||
| MKLA | Lapsed |
Effective date: 20110913 |