CA2179905A1 - Improved isolation between diffusion lines in a memory array - Google Patents

Improved isolation between diffusion lines in a memory array

Info

Publication number
CA2179905A1
CA2179905A1 CA002179905A CA2179905A CA2179905A1 CA 2179905 A1 CA2179905 A1 CA 2179905A1 CA 002179905 A CA002179905 A CA 002179905A CA 2179905 A CA2179905 A CA 2179905A CA 2179905 A1 CA2179905 A1 CA 2179905A1
Authority
CA
Canada
Prior art keywords
strips
drain
nitride
improved isolation
memory array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA002179905A
Other languages
French (fr)
Other versions
CA2179905C (en
Inventor
Tong-Chern Ong
Daniel N. Tang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/315,876 external-priority patent/US5466624A/en
Application filed by Individual filed Critical Individual
Publication of CA2179905A1 publication Critical patent/CA2179905A1/en
Application granted granted Critical
Publication of CA2179905C publication Critical patent/CA2179905C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
    • H01L21/7621—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region the recessed region having a shape other than rectangular, e.g. rounded or oblique shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
    • H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76221—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO with a plurality of successive local oxidation steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components

Abstract

A method of forming a memory device with improved isolation between diffusion lines. Parallel, spaced apart thick oxide strips (201) are grown on a substrate. Next, spaced apart, parallel strips (302) having a polysilicon (302a) and nitride (302b) layer, oriented perpendicular to the first strips (201), are formed. The oxide (201 ) between the second strips is removed, followed by an implantation to form source (402) and drain (401) regions. The nitride layer (302B) on the second strips is removed on those strips between two drain diffusions (401) and an oxidation is performed to form self-aligned thick oxide (602) over the source and drain regions.
The strips from which the nitride has been removed are also oxidized, thus providing isolation between adjacent drain lines.
CA002179905A 1994-09-30 1995-09-13 Improved isolation between diffusion lines in a memory array Expired - Fee Related CA2179905C (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/315,876 US5466624A (en) 1994-09-30 1994-09-30 Isolation between diffusion lines in a memory array
US08/315,876 1994-09-30
PCT/US1995/011563 WO1996010840A1 (en) 1994-09-30 1995-09-13 Improved isolation between diffusion lines in a memory array

Publications (2)

Publication Number Publication Date
CA2179905A1 true CA2179905A1 (en) 1996-04-11
CA2179905C CA2179905C (en) 2007-02-06

Family

ID=37734822

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002179905A Expired - Fee Related CA2179905C (en) 1994-09-30 1995-09-13 Improved isolation between diffusion lines in a memory array

Country Status (1)

Country Link
CA (1) CA2179905C (en)

Also Published As

Publication number Publication date
CA2179905C (en) 2007-02-06

Similar Documents

Publication Publication Date Title
EP1073121A3 (en) Semiconductor memory device and method for manufacturing the same
EP0271247A3 (en) A mos field effect transistor and a process for fabricating the same
TW327240B (en) Semiconductor device and process for producing the same
EP0312955A3 (en) Semiconductor device having an improved thin film transistor
TW328615B (en) MOSFET device and method of controlling dopant diffusion and metal contamination in thin polycide gate conductor
TW332924B (en) Semiconductor
EP1006584A3 (en) Semiconductor device having SOI structure and manufacturing method thereof
EP0810652A3 (en) Semiconductor device and manufacture method of same
EP0999595A3 (en) Semiconductor device and manufacturing method therefor
MY130082A (en) Semiconductor memory cell and method of manufacturing the same
US5087582A (en) Mosfet and fabrication method
EP0547907A3 (en) Method of forming a gate overlap ldd structure
EP0827202A3 (en) Semiconductor device including protection means and method of fabricating the same
EP0762498A3 (en) Fuse window with controlled fuse oxide thickness
TW282581B (en)
TW428319B (en) High-density contactless flash memory on silicon above an insulator and its manufacturing method
EP0936672A3 (en) Semiconductor device and method of manufacturing the same
TW288205B (en) Process of fabricating high-density flat cell mask read only memory
US5086008A (en) Process for obtaining high-voltage N channel transistors particularly for EEPROM memories with CMOS technology
EP0364818A3 (en) Method for making a polysilicon transistor
TW332342B (en) Structure and fabrication method of split-gate flash memory
CA2179905A1 (en) Improved isolation between diffusion lines in a memory array
TW302539B (en) Manufacturing method of deep submicron PMOS device shallow junction
KR970005681B1 (en) Global planar method in semiconductor device
DE69431012T2 (en) Isolation method for transistors

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed
MKLA Lapsed

Effective date: 20110913