DE69203544D1 - Verfahren zur Herstellung einer mehrschichtigen Glaskeramik-Leiterplatte. - Google Patents

Verfahren zur Herstellung einer mehrschichtigen Glaskeramik-Leiterplatte.

Info

Publication number
DE69203544D1
DE69203544D1 DE69203544T DE69203544T DE69203544D1 DE 69203544 D1 DE69203544 D1 DE 69203544D1 DE 69203544 T DE69203544 T DE 69203544T DE 69203544 T DE69203544 T DE 69203544T DE 69203544 D1 DE69203544 D1 DE 69203544D1
Authority
DE
Germany
Prior art keywords
production
circuit board
glass ceramic
ceramic circuit
multilayer glass
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69203544T
Other languages
English (en)
Other versions
DE69203544T2 (de
Inventor
Hitoshi Suzuki
Wataru Yamagishi
Koichi Niwa
Kaoru Hashimoto
Nobuo Kamehara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of DE69203544D1 publication Critical patent/DE69203544D1/de
Publication of DE69203544T2 publication Critical patent/DE69203544T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4867—Applying pastes or inks, e.g. screen printing
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
    • H05K3/4061—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in inorganic insulating substrates
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/09—Use of materials for the conductive, e.g. metallic pattern
    • H05K1/092—Dispersed materials, e.g. conductive pastes or inks
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/02—Fillers; Particles; Fibers; Reinforcement materials
    • H05K2201/0203—Fillers and particles
    • H05K2201/0263—Details about a collection of particles
    • H05K2201/0266—Size distribution
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
    • H05K2203/1126—Firing, i.e. heating a powder or paste above the melting temperature of at least one of its constituents
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/14—Related to the order of processing steps
    • H05K2203/1476—Same or similar kind of process performed in phases, e.g. coarse patterning followed by fine patterning
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/12—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns
    • H05K3/1283—After-treatment of the printed patterns, e.g. sintering or curing methods
    • H05K3/1291—Firing or sintering at relative high temperatures for patterns on inorganic boards, e.g. co-firing of circuits on green ceramic sheets
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
    • H05K3/4629—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating inorganic sheets comprising printed circuits, e.g. green ceramic sheets
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Laminated Bodies (AREA)
DE69203544T 1991-06-18 1992-06-16 Verfahren zur Herstellung einer mehrschichtigen Glaskeramik-Leiterplatte. Expired - Fee Related DE69203544T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3146136A JP2584911B2 (ja) 1991-06-18 1991-06-18 ガラス−セラミック多層回路基板の製造方法

Publications (2)

Publication Number Publication Date
DE69203544D1 true DE69203544D1 (de) 1995-08-24
DE69203544T2 DE69203544T2 (de) 1996-01-11

Family

ID=15400959

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69203544T Expired - Fee Related DE69203544T2 (de) 1991-06-18 1992-06-16 Verfahren zur Herstellung einer mehrschichtigen Glaskeramik-Leiterplatte.

Country Status (6)

Country Link
US (1) US5287620A (de)
EP (1) EP0519676B1 (de)
JP (1) JP2584911B2 (de)
KR (1) KR960001354B1 (de)
CA (1) CA2070308C (de)
DE (1) DE69203544T2 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5834824A (en) 1994-02-08 1998-11-10 Prolinx Labs Corporation Use of conductive particles in a nonconductive body as an integrated circuit antifuse
US5962815A (en) 1995-01-18 1999-10-05 Prolinx Labs Corporation Antifuse interconnect between two conducting layers of a printed circuit board
US5906042A (en) 1995-10-04 1999-05-25 Prolinx Labs Corporation Method and structure to interconnect traces of two conductive layers in a printed circuit board
US5872338A (en) 1996-04-10 1999-02-16 Prolinx Labs Corporation Multilayer board having insulating isolation rings
US7732732B2 (en) * 1996-11-20 2010-06-08 Ibiden Co., Ltd. Laser machining apparatus, and apparatus and method for manufacturing a multilayered printed wiring board
US6013713A (en) * 1997-11-06 2000-01-11 International Business Machines Corporation Electrode modification using an unzippable polymer paste
EP0989570A4 (de) 1998-01-22 2005-08-31 Matsushita Electric Ind Co Ltd Tinte für elekronisches bauteil, verfahren zur herstellung eines elektronischen bauteils unter verwendung der tinte, und tintenstrahlvorrichtung
JP4646468B2 (ja) * 2001-09-25 2011-03-09 京セラ株式会社 貫通導体用組成物
DE60220687T2 (de) 2001-10-01 2007-12-27 Heraeus, Inc. Ungesintertes niedertemperaturglaskeramikband für elektronische mikrobauteile, verfahren zur herstellung und verwendung
JP4270792B2 (ja) * 2002-01-23 2009-06-03 富士通株式会社 導電性材料及びビアホールの充填方法
KR100779770B1 (ko) * 2002-07-17 2007-11-27 엔지케이 스파크 플러그 캄파니 리미티드 동 페이스트 및 그것을 이용한 배선기판
JP4669877B2 (ja) * 2005-07-14 2011-04-13 有限会社ソフィアプロダクト 酸化物接合用はんだ合金
JP4224086B2 (ja) * 2006-07-06 2009-02-12 三井金属鉱業株式会社 耐折性に優れた配線基板および半導体装置
US8076587B2 (en) * 2008-09-26 2011-12-13 Siemens Energy, Inc. Printed circuit board for harsh environments
JP5485714B2 (ja) * 2010-01-07 2014-05-07 セイコーインスツル株式会社 パッケージの製造方法
JP2014024537A (ja) 2012-06-19 2014-02-06 3M Innovative Properties Co ナンバープレート用シート、ナンバープレート用積層体、ナンバープレートおよびナンバープレート用装飾部材
CN116417177A (zh) * 2023-03-15 2023-07-11 苏州锦艺新材料科技股份有限公司 陶瓷电容器用导电浆料及制备方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4234367A (en) * 1979-03-23 1980-11-18 International Business Machines Corporation Method of making multilayered glass-ceramic structures having an internal distribution of copper-based conductors
US4594181A (en) * 1984-09-17 1986-06-10 E. I. Du Pont De Nemours And Company Metal oxide-coated copper powder
US4599277A (en) * 1984-10-09 1986-07-08 International Business Machines Corp. Control of the sintering of powdered metals
JPS61101096A (ja) * 1984-10-24 1986-05-19 松下電器産業株式会社 セラミツクグリ−ンシ−トのスル−ホ−ル充填法
FR2585181B1 (fr) * 1985-07-16 1988-11-18 Interconnexions Ceramiques Procede de fabrication d'un substrat d'interconnexion pour composants electroniques, et substrat obtenu par sa mise en oeuvre
CA1273853A (en) * 1986-12-17 1990-09-11 Hitoshi Suzuki Method for production of ceramic circuit board
AU1346088A (en) * 1987-02-04 1988-08-24 Coors Porcelain Company Ceramic substrate with conductively-filled vias and method for producing
DE3806057A1 (de) * 1987-03-02 1988-09-15 Rca Corp Dielektrische farbe fuer eine integrierte mehrschichtschaltung
JPH01201996A (ja) * 1988-02-05 1989-08-14 Fujitsu Ltd 多層セラミックプリント基板の製造方法
JPH01281795A (ja) * 1988-05-07 1989-11-13 Fujitsu Ltd セラミック基板の製造方法
JPH0218991A (ja) * 1988-07-07 1990-01-23 Fujitsu Ltd 回路基板のヴィア形成方法
JPH03212993A (ja) * 1990-01-18 1991-09-18 Fujitsu Ltd 多層セラミック回路基板の製造方法とビア形成方法

Also Published As

Publication number Publication date
EP0519676A3 (en) 1993-05-12
JPH04369899A (ja) 1992-12-22
KR960001354B1 (ko) 1996-01-26
DE69203544T2 (de) 1996-01-11
EP0519676A2 (de) 1992-12-23
JP2584911B2 (ja) 1997-02-26
KR930001299A (ko) 1993-01-16
CA2070308A1 (en) 1992-12-19
CA2070308C (en) 1996-06-25
EP0519676B1 (de) 1995-07-19
US5287620A (en) 1994-02-22

Similar Documents

Publication Publication Date Title
DE69105625D1 (de) Verfahren zur Herstellung von gedruckten Mehrschicht-Leiterplatten.
DE69204571T2 (de) Verfahren zur Herstellung von elektronischen Mehrschichtschaltungen.
DE68921732D1 (de) Verfahren zur Herstellung von gedruckten Mehrschicht-Leiterplatten.
DE69104750D1 (de) Verfahren zur Herstellung von Mehrschichtplatinen.
DE69111890D1 (de) Verfahren zur Herstellung einer Mehrschichtleiterplatte.
DE69123120T2 (de) Verfahren zur Herstellung von gedruckten Leiterplatten
DE69027006D1 (de) Verfahren zur Herstellung einer gedruckten Mehrschichtleiterplatte
DE58907030D1 (de) Verfahren zur Herstellung von Leiterplatten.
DE3886605D1 (de) Verfahren zur Herstellung eines keramischen Mehrschichtsubstrats.
DE68923468T2 (de) Verfahren zur Herstellung von Mehrschichtschaltungen.
DE3575512D1 (de) Verfahren zur herstellung einer keramischen leiterplatte.
DE69203544D1 (de) Verfahren zur Herstellung einer mehrschichtigen Glaskeramik-Leiterplatte.
DE69115852T2 (de) Verfahren zur Herstellung einer Leiterplatte
DE69800219T2 (de) Verfahren zur Herstellung einer Mehrlagenleiterplatte
DE69015879D1 (de) Verfahren zur Herstellung einer oberflächenmontierbaren Leiterplatte.
DE68920383D1 (de) Verfahren zur Herstellung einer gedruckten Mehrschichtleiterplatte.
DE69326925T2 (de) Verfahren zur Herstellung von gedruckten Leiterplatten
DE69023816D1 (de) Verfahren zur Herstellung gedruckter Schaltungsplatten.
DE69431175T2 (de) Verfahren zur Herstellung einer Leiterplatte
DE59106557D1 (de) Verfahren zur Herstellung von Leiterplatten.
DE69013851T2 (de) Verfahren zur Herstellung einer keramischen Schaltungsplatte.
DE69123692D1 (de) Verfahren zur Herstellung einer keramischen Leiterplatte
DE69207579D1 (de) Verfahren zur Herstellung einer Kupfer-durchkontaktierten Leiterplatte
DE68916085D1 (de) Verfahren zur Herstellung von Leiterplatten.
DE69112181T2 (de) Verfahren zur Herstellung einer Mehrschichtverdrahtungsplatine.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee