DE69104750D1 - Verfahren zur Herstellung von Mehrschichtplatinen. - Google Patents

Verfahren zur Herstellung von Mehrschichtplatinen.

Info

Publication number
DE69104750D1
DE69104750D1 DE69104750T DE69104750T DE69104750D1 DE 69104750 D1 DE69104750 D1 DE 69104750D1 DE 69104750 T DE69104750 T DE 69104750T DE 69104750 T DE69104750 T DE 69104750T DE 69104750 D1 DE69104750 D1 DE 69104750D1
Authority
DE
Germany
Prior art keywords
production
multilayer boards
boards
multilayer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69104750T
Other languages
English (en)
Other versions
DE69104750T2 (de
Inventor
Robert Daigle
Samuel Malbaurn
David Noddin
G Robert Traut
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rogers Corp
Original Assignee
Rogers Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rogers Corp filed Critical Rogers Corp
Publication of DE69104750D1 publication Critical patent/DE69104750D1/de
Application granted granted Critical
Publication of DE69104750T2 publication Critical patent/DE69104750T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
    • H05K3/4632—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating thermoplastic or uncured resin sheets comprising printed circuits without added adhesive materials between the sheets
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
    • H05K3/4617—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination characterized by laminating only or mainly similar single-sided circuit boards
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0104—Properties and characteristics in general
    • H05K2201/0129—Thermoplastic polymer, e.g. auto-adhesive layer; Shaping of thermoplastic polymer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0137—Materials
    • H05K2201/015—Fluoropolymer, e.g. polytetrafluoroethylene [PTFE]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0302—Properties and characteristics in general
    • H05K2201/0305—Solder used for other purposes than connections between PCB or components, e.g. for filling vias or for programmable patterns
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09563—Metal filled via
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/15—Position of the PCB during processing
    • H05K2203/1572—Processing both sides of a PCB by the same process; Providing a similar arrangement of components on both sides; Making interlayer connections from two sides
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/20—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
    • H05K3/205—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern using a pattern electroplated or electroformed on a metallic carrier
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/28—Applying non-metallic protective coatings
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • H05K3/423—Plated through-holes or plated via connections characterised by electroplating method
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126—Assembling bases
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49158—Manufacturing circuit on or in base with molding of insulated base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/53—Means to assemble or disassemble
    • Y10T29/5313—Means to assemble electrical device
    • Y10T29/53174—Means to fasten electrical component to wiring board, base, or substrate
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/31504—Composite [nonstructural laminate]
    • Y10T428/3154—Of fluorinated addition polymer from unsaturated monomers
    • Y10T428/31544—Addition polymer is perhalogenated

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
DE1991604750 1990-03-15 1991-02-19 Verfahren zur Herstellung von Mehrschichtplatinen. Expired - Fee Related DE69104750T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/493,975 US5046238A (en) 1990-03-15 1990-03-15 Method of manufacturing a multilayer circuit board

Publications (2)

Publication Number Publication Date
DE69104750D1 true DE69104750D1 (de) 1994-12-01
DE69104750T2 DE69104750T2 (de) 1995-03-16

Family

ID=23962494

Family Applications (1)

Application Number Title Priority Date Filing Date
DE1991604750 Expired - Fee Related DE69104750T2 (de) 1990-03-15 1991-02-19 Verfahren zur Herstellung von Mehrschichtplatinen.

Country Status (4)

Country Link
US (1) US5046238A (de)
EP (1) EP0446656B1 (de)
JP (1) JPH0786748A (de)
DE (1) DE69104750T2 (de)

Families Citing this family (117)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5502889A (en) * 1988-06-10 1996-04-02 Sheldahl, Inc. Method for electrically and mechanically connecting at least two conductive layers
US5948533A (en) * 1990-02-09 1999-09-07 Ormet Corporation Vertically interconnected electronic assemblies and compositions useful therefor
US5194698A (en) * 1990-09-11 1993-03-16 Hughes Aircraft Company Apparatus and method using a permanent mandrel for manufacture of electrical circuitry
US5148265A (en) 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies with fan-in leads
US5205032A (en) * 1990-09-28 1993-04-27 Kabushiki Kaisha Toshiba Electronic parts mounting apparatus
US5306872A (en) * 1991-03-06 1994-04-26 International Business Machines Corporation Structures for electrically conductive decals filled with organic insulator material
US5338900A (en) * 1991-03-06 1994-08-16 International Business Machines Corporation Structures for electrically conductive decals filled with inorganic insulator material
US5227588A (en) * 1991-03-25 1993-07-13 Hughes Aircraft Company Interconnection of opposite sides of a circuit board
US5282312A (en) * 1991-12-31 1994-02-01 Tessera, Inc. Multi-layer circuit construction methods with customization features
US5440805A (en) * 1992-03-09 1995-08-15 Rogers Corporation Method of manufacturing a multilayer circuit
US5259110A (en) * 1992-04-03 1993-11-09 International Business Machines Corporation Method for forming a multilayer microelectronic wiring module
US5276955A (en) * 1992-04-14 1994-01-11 Supercomputer Systems Limited Partnership Multilayer interconnect system for an area array interconnection using solid state diffusion
US5329695A (en) * 1992-09-01 1994-07-19 Rogers Corporation Method of manufacturing a multilayer circuit board
US5309629A (en) * 1992-09-01 1994-05-10 Rogers Corporation Method of manufacturing a multilayer circuit board
US5274912A (en) * 1992-09-01 1994-01-04 Rogers Corporation Method of manufacturing a multilayer circuit board
US5303862A (en) * 1992-12-31 1994-04-19 International Business Machines Corporation Single step electrical/mechanical connection process for connecting I/O pins and creating multilayer structures
US5727310A (en) * 1993-01-08 1998-03-17 Sheldahl, Inc. Method of manufacturing a multilayer electronic circuit
JPH08510358A (ja) * 1993-04-14 1996-10-29 アムコール・エレクトロニクス・インク 集積回路チップと基板との相互接続
US5401913A (en) * 1993-06-08 1995-03-28 Minnesota Mining And Manufacturing Company Electrical interconnections between adjacent circuit board layers of a multi-layer circuit board
US5428190A (en) * 1993-07-02 1995-06-27 Sheldahl, Inc. Rigid-flex board with anisotropic interconnect and method of manufacture
US5359767A (en) * 1993-08-26 1994-11-01 International Business Machines Corporation Method of making multilayered circuit board
US5527998A (en) * 1993-10-22 1996-06-18 Sheldahl, Inc. Flexible multilayer printed circuit boards and methods of manufacture
US5480503A (en) * 1993-12-30 1996-01-02 International Business Machines Corporation Process for producing circuitized layers and multilayer ceramic sub-laminates and composites thereof
US5773195A (en) * 1994-12-01 1998-06-30 International Business Machines Corporation Cap providing flat surface for DCA and solder ball attach and for sealing plated through holes, multi-layer electronic structures including the cap, and a process of forming the cap and for forming multi-layer electronic structures including the cap
US5637834A (en) * 1995-02-03 1997-06-10 Motorola, Inc. Multilayer circuit substrate and method for forming same
US5861666A (en) * 1995-08-30 1999-01-19 Tessera, Inc. Stacked chip assembly
US5764119A (en) * 1995-10-16 1998-06-09 Kabushiki Kaisha Toshiba Wiring board for high-frequency signals and semiconductor module for high-frequency signals using the wiring board
JP3756580B2 (ja) * 1995-11-07 2006-03-15 セイコープレシジョン株式会社 多層基板の製造方法及びその製造装置
US6147870A (en) * 1996-01-05 2000-11-14 Honeywell International Inc. Printed circuit assembly having locally enhanced wiring density
US5839188A (en) * 1996-01-05 1998-11-24 Alliedsignal Inc. Method of manufacturing a printed circuit assembly
US5829127A (en) * 1996-06-24 1998-11-03 Circuitronics, Inc. Latticework with plurality of overlying lines
US6112407A (en) * 1996-06-24 2000-09-05 Circuitronics, Inc. Latticework with plurality of overlying lines
US5873161A (en) * 1996-07-23 1999-02-23 Minnesota Mining And Manufacturing Company Method of making a Z axis interconnect circuit
US6703565B1 (en) * 1996-09-06 2004-03-09 Matsushita Electric Industrial Co., Ltd. Printed wiring board
US7149095B2 (en) * 1996-12-13 2006-12-12 Tessera, Inc. Stacked microelectronic assemblies
US6121676A (en) * 1996-12-13 2000-09-19 Tessera, Inc. Stacked microelectronic assembly and method therefor
US6225688B1 (en) 1997-12-11 2001-05-01 Tessera, Inc. Stacked microelectronic assembly and method therefor
JP3299679B2 (ja) * 1996-12-27 2002-07-08 新光電気工業株式会社 多層配線基板及びその製造方法
US5832596A (en) * 1996-12-31 1998-11-10 Stmicroelectronics, Inc. Method of making multiple-bond shelf plastic package
US6237218B1 (en) 1997-01-29 2001-05-29 Kabushiki Kaisha Toshiba Method and apparatus for manufacturing multilayered wiring board and multi-layered wiring board
US5792375A (en) * 1997-02-28 1998-08-11 International Business Machines Corporation Method for bonding copper-containing surfaces together
WO1998056220A1 (fr) * 1997-06-06 1998-12-10 Ibiden Co., Ltd. Plaquette de circuit simple face et procede de fabrication de ladite plaquette
US6043990A (en) * 1997-06-09 2000-03-28 Prototype Solutions Corporation Multiple board package employing solder balis and fabrication method and apparatus
US6018326A (en) * 1997-09-29 2000-01-25 Ericsson Inc. Antennas with integrated windings
US6063647A (en) * 1997-12-08 2000-05-16 3M Innovative Properties Company Method for making circuit elements for a z-axis interconnect
US6099677A (en) 1998-02-13 2000-08-08 Merrimac Industries, Inc. Method of making microwave, multifunction modules using fluoropolymer composite substrates
US6565954B2 (en) 1998-05-14 2003-05-20 Matsushita Electric Industrial Co., Ltd. Circuit board and method of manufacturing the same
SG86345A1 (en) 1998-05-14 2002-02-19 Matsushita Electric Ind Co Ltd Circuit board and method of manufacturing the same
DE19829248A1 (de) * 1998-06-30 2000-01-05 Thomson Brandt Gmbh Verfahren zur Herstellung eines elektrotechnischen Bauteiles
US6449840B1 (en) * 1998-09-29 2002-09-17 Delphi Technologies, Inc. Column grid array for flip-chip devices
US6163957A (en) * 1998-11-13 2000-12-26 Fujitsu Limited Multilayer laminated substrates with high density interconnects and methods of making the same
US6326555B1 (en) 1999-02-26 2001-12-04 Fujitsu Limited Method and structure of z-connected laminated substrate for high density electronic packaging
US6354000B1 (en) 1999-05-12 2002-03-12 Microconnex Corp. Method of creating an electrical interconnect device bearing an array of electrical contact pads
JP3973340B2 (ja) * 1999-10-05 2007-09-12 Ｎｅｃエレクトロニクス株式会社 半導体装置、配線基板、及び、それらの製造方法
SE521704C2 (sv) * 1999-10-29 2003-11-25 Ericsson Telefon Ab L M Förfarande för att anordna koppling mellan olika skikt i ett kretskort samt kretskort
US6608258B1 (en) * 1999-11-18 2003-08-19 Nortel Networks Limited High data rate coaxial interconnect technology between printed wiring boards
US6413102B2 (en) * 1999-12-22 2002-07-02 Micron Technology, Inc. Center bond flip chip semiconductor carrier and a method of making and using it
JP4444435B2 (ja) * 2000-03-06 2010-03-31 ソニーケミカル＆インフォメーションデバイス株式会社 プリント配線基板及びプリント配線基板の製造方法
JP2001267747A (ja) * 2000-03-22 2001-09-28 Nitto Denko Corp 多層回路基板の製造方法
US6804881B1 (en) * 2000-05-12 2004-10-19 Shipley Company, L.L.C. Multilayer circuit board manufacturing process
JP4322402B2 (ja) 2000-06-22 2009-09-02 大日本印刷株式会社 プリント配線基板及びその製造方法
US6518514B2 (en) 2000-08-21 2003-02-11 Matsushita Electric Industrial Co., Ltd. Circuit board and production of the same
US6765455B1 (en) * 2000-11-09 2004-07-20 Merrimac Industries, Inc. Multi-layered spiral couplers on a fluropolymer composite substrate
US6759600B2 (en) * 2001-04-27 2004-07-06 Shinko Electric Industries Co., Ltd. Multilayer wiring board and method of fabrication thereof
JP3826731B2 (ja) * 2001-05-07 2006-09-27 ソニー株式会社 多層プリント配線基板及び多層プリント配線基板の製造方法
KR20020087328A (ko) * 2001-05-15 2002-11-22 조수제 전주 구조물 제조를 위한 맨드렐의 제조방법
JP3729092B2 (ja) * 2001-06-19 2005-12-21 ソニー株式会社 導電性接合材、多層型プリント配線基板及び多層型プリント配線基板の製造方法
JP4691850B2 (ja) * 2001-08-06 2011-06-01 住友ベークライト株式会社 多層配線板製造用配線基板および多層配線板、並びにそれらの製造方法
EP1296374B1 (de) * 2001-09-14 2012-09-05 STMicroelectronics Srl Verfahren, um in mehreren unterschiedlichen Substraten integrierte Mikrosysteme zu bonden und elektrisch zu verbinden
US7080445B2 (en) * 2001-10-31 2006-07-25 Denso Corporation Method for connecting printed circuit boards and connected printed circuit boards
JP2003163458A (ja) * 2001-11-29 2003-06-06 Fujitsu Ltd 多層配線基板及びその製造方法
MY140754A (en) * 2001-12-25 2010-01-15 Hitachi Chemical Co Ltd Connection board, and multi-layer wiring board, substrate for semiconductor package and semiconductor package using connection board, and manufacturing method thereof
WO2003078153A2 (en) * 2002-03-14 2003-09-25 General Dynamics Advanced Information Systems, Inc. Lamination of high-layer-count substrates
TW530377B (en) * 2002-05-28 2003-05-01 Via Tech Inc Structure of laminated substrate with high integration and method of production thereof
US7260890B2 (en) * 2002-06-26 2007-08-28 Georgia Tech Research Corporation Methods for fabricating three-dimensional all organic interconnect structures
US6952047B2 (en) * 2002-07-01 2005-10-04 Tessera, Inc. Assemblies having stacked semiconductor chips and methods of making same
JP2004311909A (ja) * 2002-07-30 2004-11-04 Sumitomo Bakelite Co Ltd 回路基板、多層配線板、回路基板の製造方法および多層配線板の製造方法
KR20040017478A (ko) * 2002-08-21 2004-02-27 한국과학기술원 인쇄회로기판의 제조방법 및 다층 인쇄회로기판
US7246431B2 (en) * 2002-09-06 2007-07-24 Tessera, Inc. Methods of making microelectronic packages including folded substrates
JP3981026B2 (ja) * 2003-01-30 2007-09-26 株式会社東芝 多層配線層を有する半導体装置およびその製造方法
US7320173B2 (en) * 2003-02-06 2008-01-22 Lg Electronics Inc. Method for interconnecting multi-layer printed circuit board
KR100497111B1 (ko) * 2003-03-25 2005-06-28 삼성전자주식회사 웨이퍼 레벨 칩 스케일 패키지, 그를 적층한 적층 패키지및 그 제조 방법
US8123927B1 (en) * 2003-09-23 2012-02-28 Rockstar Bidco, LP Reduced circuit trace roughness for improved signal performance
US7495179B2 (en) 2003-10-06 2009-02-24 Tessera, Inc. Components with posts and pads
US8641913B2 (en) * 2003-10-06 2014-02-04 Tessera, Inc. Fine pitch microcontacts and method for forming thereof
US7709968B2 (en) * 2003-12-30 2010-05-04 Tessera, Inc. Micro pin grid array with pin motion isolation
JP2005317953A (ja) * 2004-03-31 2005-11-10 Sumitomo Bakelite Co Ltd 多層配線板および多層配線板の製造方法
JP4345598B2 (ja) * 2004-07-15 2009-10-14 パナソニック株式会社 回路基板の接続構造体とその製造方法
JP2006108211A (ja) * 2004-10-01 2006-04-20 North:Kk 配線板と、その配線板を用いた多層配線基板と、その多層配線基板の製造方法
WO2006042029A2 (en) * 2004-10-06 2006-04-20 Tessera Interconnect Materials, Inc. Structure and method of making interconnect element having metal traces embedded in surface of dielectric
US8153901B2 (en) 2005-11-04 2012-04-10 Sumitomo Bakelite Co., Ltd. Method for fabricating multilayer circuit board, circuit plate, and method for fabricating the circuit plate
ES2447431T3 (es) * 2005-11-21 2014-03-12 Thales Underwater Systems Pty Limited Aparato para medir presión acústica
JP4992310B2 (ja) * 2006-06-16 2012-08-08 富士通株式会社 積層基板の製造方法
US7851921B2 (en) * 2006-07-31 2010-12-14 Sanyo Electric Co., Ltd. Device mounting board having multiple circuit substrates, and semiconductor module with the device mounting board
DE102007034402B4 (de) * 2006-12-14 2014-06-18 Advanpack Solutions Pte. Ltd. Halbleiterpackung und Herstellungsverfahren dafür
US8558379B2 (en) 2007-09-28 2013-10-15 Tessera, Inc. Flip chip interconnection with double post
US8242382B2 (en) * 2008-01-30 2012-08-14 Innovent Technologies, Llc Method and apparatus for manufacture of via disk
US20100300734A1 (en) * 2009-05-27 2010-12-02 Raytheon Company Method and Apparatus for Building Multilayer Circuits
WO2010141295A1 (en) 2009-06-02 2010-12-09 Hsio Technologies, Llc Compliant printed flexible circuit
US10159154B2 (en) 2010-06-03 2018-12-18 Hsio Technologies, Llc Fusion bonded liquid crystal polymer circuit structure
US8330272B2 (en) 2010-07-08 2012-12-11 Tessera, Inc. Microelectronic packages with dual or multiple-etched flip-chip connectors
US8580607B2 (en) 2010-07-27 2013-11-12 Tessera, Inc. Microelectronic packages with nanoparticle joining
US8853558B2 (en) 2010-12-10 2014-10-07 Tessera, Inc. Interconnect structure
US8686297B2 (en) * 2011-08-29 2014-04-01 Apple Inc. Laminated flex circuit layers for electronic device components
US9888568B2 (en) 2012-02-08 2018-02-06 Crane Electronics, Inc. Multilayer electronics assembly and method for embedding electrical circuit components within a three dimensional module
EP2813132B1 (de) * 2012-02-08 2018-04-11 Crane Electronics, Inc. Mehrschichtige elektronische anordnung und verfahren zum einbetten von elektrischen schaltelementen in einem dreidimensionalen modul
US9761520B2 (en) 2012-07-10 2017-09-12 Hsio Technologies, Llc Method of making an electrical connector having electrodeposited terminals
EP2954760B1 (de) * 2013-07-11 2017-11-01 HSIO Technologies, LLC Schmelzverbundene flüssigkristallpolymer-schaltungsstruktur
US10667410B2 (en) 2013-07-11 2020-05-26 Hsio Technologies, Llc Method of making a fusion bonded circuit structure
US10506722B2 (en) 2013-07-11 2019-12-10 Hsio Technologies, Llc Fusion bonded liquid crystal polymer electrical circuit structure
US9230726B1 (en) 2015-02-20 2016-01-05 Crane Electronics, Inc. Transformer-based power converters with 3D printed microchannel heat sink
US10455708B2 (en) * 2015-06-29 2019-10-22 Samsung Electro-Mechanics Co., Ltd. Multilayered substrate and method for manufacturing the same
US9633971B2 (en) 2015-07-10 2017-04-25 Invensas Corporation Structures and methods for low temperature bonding using nanoparticles
US10886250B2 (en) 2015-07-10 2021-01-05 Invensas Corporation Structures and methods for low temperature bonding using nanoparticles
TWI822659B (zh) 2016-10-27 2023-11-21 美商艾德亞半導體科技有限責任公司 用於低溫接合的結構和方法
CN109385174B (zh) 2017-08-10 2021-04-27 财团法人工业技术研究院 底漆组成物与使用该底漆组成物的铜箔基板
US11637060B2 (en) 2019-07-18 2023-04-25 Unimicron Technology Corp. Wiring board and method of manufacturing the same

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1353671A (en) * 1971-06-10 1974-05-22 Int Computers Ltd Methods of forming circuit interconnections
US4335180A (en) * 1978-12-26 1982-06-15 Rogers Corporation Microwave circuit boards
US4647508A (en) * 1984-07-09 1987-03-03 Rogers Corporation Flexible circuit laminate
US4634631A (en) * 1985-07-15 1987-01-06 Rogers Corporation Flexible circuit laminate and method of making the same
DE3541977A1 (de) * 1985-11-28 1986-05-22 Manfred 7341 Amstetten Roth Mehrschicht-laminat zum verpressen von gedruckten schaltungsteilen untereinander oder mit folien
GB8602330D0 (en) * 1986-01-30 1986-03-05 Ici Plc Multilayer systems
DE3639443A1 (de) * 1986-11-18 1988-05-26 Ant Nachrichtentech Leiterplatte und verfahren zu deren herstellung
JPH07112041B2 (ja) * 1986-12-03 1995-11-29 シャープ株式会社 半導体装置の製造方法
GB8630392D0 (en) * 1986-12-19 1987-01-28 Prestwick Circuits Ltd Producing printed circuit boards
US4849284A (en) * 1987-02-17 1989-07-18 Rogers Corporation Electrical substrate material
US4788766A (en) * 1987-05-20 1988-12-06 Loral Corporation Method of fabricating a multilayer circuit board assembly
US4824511A (en) * 1987-10-19 1989-04-25 E. I. Du Pont De Nemours And Company Multilayer circuit board with fluoropolymer interlayers
US4868350A (en) * 1988-03-07 1989-09-19 International Business Machines Corporation High performance circuit boards

Also Published As

Publication number Publication date
EP0446656B1 (de) 1994-10-26
JPH0786748A (ja) 1995-03-31
EP0446656A1 (de) 1991-09-18
DE69104750T2 (de) 1995-03-16
US5046238A (en) 1991-09-10

Similar Documents

Publication Publication Date Title
DE69104750D1 (de) Verfahren zur Herstellung von Mehrschichtplatinen.
DE69122573D1 (de) Verfahren zur Herstellung von Mehrschichtplatinen
DE68923468T2 (de) Verfahren zur Herstellung von Mehrschichtschaltungen.
DE69105625T2 (de) Verfahren zur Herstellung von gedruckten Mehrschicht-Leiterplatten.
DE69204571D1 (de) Verfahren zur Herstellung von elektronischen Mehrschichtschaltungen.
DE68921732T2 (de) Verfahren zur Herstellung von gedruckten Mehrschicht-Leiterplatten.
DE58907030D1 (de) Verfahren zur Herstellung von Leiterplatten.
DE69123120T2 (de) Verfahren zur Herstellung von gedruckten Leiterplatten
DE69203959D1 (de) Verfahren zur Herstellung von Prepregs.
DE69106731T2 (de) Verfahren zur Herstellung von drei-dimensionalen Mustern.
DE69107983T2 (de) Verfahren zur Herstellung von Biguanidederivaten.
DE69213916T2 (de) Verfahren zur Herstellung von L-Ambrox
DE69217346T2 (de) Verfahren zur Herstellung von Mikroleuchtkörpern
DE69016382T2 (de) Verfahren zur Herstellung von Polyimiden.
DE69109574T2 (de) Verfahren zur Herstellung von Trifluoroethylen.
DE69204417D1 (de) Verfahren zur Herstellung von Epoxiden.
DE69023816D1 (de) Verfahren zur Herstellung gedruckter Schaltungsplatten.
DE69204501T2 (de) Verfahren zur Herstellung von Oxamid.
DE69201168T2 (de) Verfahren zur Herstellung von Pfropfpolymere.
DE69008697D1 (de) Verfahren zur Herstellung von Pentafluordichlorpropanen.
DE59106557D1 (de) Verfahren zur Herstellung von Leiterplatten.
DE59204188D1 (de) Verfahren zur Herstellung von Verbundkörpern.
DE68917284T2 (de) Verfahren zur Herstellung von Laminaten.
DE68916085T2 (de) Verfahren zur Herstellung von Leiterplatten.
DE59003240D1 (de) Verfahren zur Herstellung von Trichlorethylen.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee