DE69122412D1 - Abfühlverstärker und Verfahren zum Fühlen von Ausgängen statischer Direktzugriffsspeicherzellen - Google Patents

Abfühlverstärker und Verfahren zum Fühlen von Ausgängen statischer Direktzugriffsspeicherzellen

Info

Publication number
DE69122412D1
DE69122412D1 DE69122412T DE69122412T DE69122412D1 DE 69122412 D1 DE69122412 D1 DE 69122412D1 DE 69122412 T DE69122412 T DE 69122412T DE 69122412 T DE69122412 T DE 69122412T DE 69122412 D1 DE69122412 D1 DE 69122412D1
Authority
DE
Germany
Prior art keywords
sensing
memory cell
random access
access memory
static random
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69122412T
Other languages
English (en)
Other versions
DE69122412T2 (de
Inventor
Tran Hiep Van
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of DE69122412D1 publication Critical patent/DE69122412D1/de
Application granted granted Critical
Publication of DE69122412T2 publication Critical patent/DE69122412T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
    • H03K5/24—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
    • H03K5/2409—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using bipolar transistors
    • H03K5/2418—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using bipolar transistors with at least one differential stage
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/414—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the bipolar type
    • G11C11/416—Read-write [R-W] circuits 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
    • G11C11/419—Read-write [R-W] circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/062—Differential amplifiers of non-latching type, e.g. comparators, long-tailed pairs

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Static Random-Access Memory (AREA)
DE69122412T 1990-02-08 1991-01-25 Abfühlverstärker und Verfahren zum Fühlen von Ausgängen statischer Direktzugriffsspeicherzellen Expired - Fee Related DE69122412T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/477,088 US4991141A (en) 1990-02-08 1990-02-08 Sense amplifier and method for sensing the outputs of static random access memory cells

Publications (2)

Publication Number Publication Date
DE69122412D1 true DE69122412D1 (de) 1996-11-07
DE69122412T2 DE69122412T2 (de) 1997-02-20

Family

ID=23894490

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69122412T Expired - Fee Related DE69122412T2 (de) 1990-02-08 1991-01-25 Abfühlverstärker und Verfahren zum Fühlen von Ausgängen statischer Direktzugriffsspeicherzellen

Country Status (5)

Country Link
US (1) US4991141A (de)
EP (1) EP0441200B1 (de)
JP (1) JP2945490B2 (de)
KR (1) KR100238610B1 (de)
DE (1) DE69122412T2 (de)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0469894A (ja) * 1990-07-09 1992-03-05 Fujitsu Ltd 半導体記憶装置
JP2616198B2 (ja) * 1990-10-01 1997-06-04 日本電気株式会社 半導体メモリ回路
US5258948A (en) * 1992-02-03 1993-11-02 Motorola, Inc. Memory cell sense technique
JPH05347098A (ja) * 1992-03-16 1993-12-27 Oki Electric Ind Co Ltd 半導体記憶装置
JPH05303894A (ja) * 1992-04-23 1993-11-16 Toshiba Corp 半導体記憶装置
JPH05327472A (ja) * 1992-05-15 1993-12-10 Hitachi Ltd 半導体集積回路装置
US5287314A (en) * 1992-05-26 1994-02-15 Motorola, Inc. BICMOS sense amplifier with reverse bias protection
US5343428A (en) * 1992-10-05 1994-08-30 Motorola Inc. Memory having a latching BICMOS sense amplifier
US5347183A (en) * 1992-10-05 1994-09-13 Cypress Semiconductor Corporation Sense amplifier with limited output voltage swing and cross-coupled tail device feedback
JP3029958B2 (ja) * 1993-01-18 2000-04-10 シャープ株式会社 半導体記憶装置
US5394037A (en) * 1993-04-05 1995-02-28 Lattice Semiconductor Corporation Sense amplifiers and sensing methods
US5508643A (en) * 1994-11-16 1996-04-16 Intel Corporation Bitline level insensitive sense amplifier
US5550777A (en) * 1994-11-30 1996-08-27 Texas Instruments Incorporated High speed, low power clocking sense amplifier
US5610573A (en) * 1995-09-13 1997-03-11 Lsi Logic Corporation Method and apparatus for detecting assertion of multiple signals
US5585746A (en) * 1995-09-28 1996-12-17 Honeywell Inc. Current sensing circuit
KR100204315B1 (ko) * 1996-05-11 1999-06-15 윤종용 반도체 메모리 장치의 감지증폭회로
US5748554A (en) * 1996-12-20 1998-05-05 Rambus, Inc. Memory and method for sensing sub-groups of memory elements
US5949256A (en) * 1997-10-31 1999-09-07 Hewlett Packard Company Asymmetric sense amplifier for single-ended memory arrays
US6088278A (en) * 1998-07-23 2000-07-11 Micron Technology, Inc. Latching sense amplifier structure with pre-amplifier
US6141235A (en) * 1998-07-31 2000-10-31 Texas Instruments Incorporated Stacked cache memory system and method
US6094393A (en) * 1999-07-29 2000-07-25 Texas Instruments Incorporated Stacked sense-amp cache memory system and method
US7500075B1 (en) 2001-04-17 2009-03-03 Rambus Inc. Mechanism for enabling full data bus utilization without increasing data granularity
US6847233B1 (en) * 2001-07-12 2005-01-25 Mediatek Inc. Emitter coupled logic circuit with a data reload function
US6825841B2 (en) * 2001-09-07 2004-11-30 Rambus Inc. Granularity memory column access
US7888962B1 (en) 2004-07-07 2011-02-15 Cypress Semiconductor Corporation Impedance matching circuit
US8190808B2 (en) * 2004-08-17 2012-05-29 Rambus Inc. Memory device having staggered memory operations
US7280428B2 (en) * 2004-09-30 2007-10-09 Rambus Inc. Multi-column addressing mode memory system including an integrated circuit memory device
US8595459B2 (en) 2004-11-29 2013-11-26 Rambus Inc. Micro-threaded memory
CN100395843C (zh) * 2005-06-02 2008-06-18 复旦大学 高速低功耗电流灵敏放大器
US7439773B2 (en) * 2005-10-11 2008-10-21 Casic Corporation Integrated circuit communication techniques
US8036846B1 (en) 2005-10-20 2011-10-11 Cypress Semiconductor Corporation Variable impedance sense architecture and method
US7313040B2 (en) * 2005-10-28 2007-12-25 Sony Corporation Dynamic sense amplifier for SRAM
US20070260841A1 (en) 2006-05-02 2007-11-08 Hampel Craig E Memory module with reduced access granularity
US9268719B2 (en) 2011-08-05 2016-02-23 Rambus Inc. Memory signal buffers and modules supporting variable access granularity
US10586598B2 (en) 2017-09-14 2020-03-10 Silicon Storage Technology, Inc. System and method for implementing inference engine by optimizing programming operation

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4264832A (en) * 1979-04-12 1981-04-28 Ibm Corporation Feedback amplifier
JPS57198594A (en) * 1981-06-01 1982-12-06 Hitachi Ltd Semiconductor storage device
US4553053A (en) * 1983-10-03 1985-11-12 Honeywell Information Systems Inc. Sense amplifier
US4785259A (en) * 1988-02-01 1988-11-15 Motorola, Inc. BIMOS memory sense amplifier system
JPH1155589A (ja) * 1997-08-01 1999-02-26 Matsushita Electric Ind Co Ltd 画像表示装置
JPH1185006A (ja) * 1997-09-05 1999-03-30 Hitachi Denshi Ltd フライトシミュレータ装置におけるプレイバック方法

Also Published As

Publication number Publication date
US4991141A (en) 1991-02-05
DE69122412T2 (de) 1997-02-20
KR910016002A (ko) 1991-09-30
KR100238610B1 (ko) 2000-01-15
EP0441200A2 (de) 1991-08-14
EP0441200B1 (de) 1996-10-02
JP2945490B2 (ja) 1999-09-06
JPH04214296A (ja) 1992-08-05
EP0441200A3 (en) 1993-05-26

Similar Documents

Publication Publication Date Title
DE69122412D1 (de) Abfühlverstärker und Verfahren zum Fühlen von Ausgängen statischer Direktzugriffsspeicherzellen
DE68919393D1 (de) Nichtflüchtige Speicherzelle und Verfahren zum Lesen.
DE69029478D1 (de) Verfahren und vorrichtung zum speichern numerischer informationen in form gespeicherter ladungen
DE69222877D1 (de) Verfahren und Vorrichtung zum Speicherzugriff
KR890008991A (ko) 다이나믹 랜덤 액세스 메모리 장치와 그의 제조방법
DE69125972D1 (de) Verfahren und Gerät zum Spursuchen
DE69531093D1 (de) Lese- und Wiederherstellungsverfahren eines Mehrzustand-DRAM-Speichers
DE69404674T2 (de) Speicherkarte und verfahren zum betrieb
DE69411212D1 (de) Gerät und Verfahren zum Laden von Gegenständen
DE69126713D1 (de) Verfahren und Gerät zum Zeichnen von Polygonen
DE69723105D1 (de) Speicher und verfahren zum lesen von speicherelementenuntergruppen
DE3856528D1 (de) Dynamisches Speicherbauteil mit wahlfreiem Zugriff und Verfahren zu seiner Herstellung
DE69126382T2 (de) Dynamischer Typ-Halbleiterspeicher mit einer Auffrischungsfunktion und Verfahren zu seiner Auffrischung
DE69131948T2 (de) Adressaktivierungsanordnung und Verfahren für Speichermodule
DE69231197T2 (de) Verfahren und Vorrichtung für eine verbesserte Speicherarchitektur
DE69705837D1 (de) Anordnung und verfahren zum speichern und lesen von mehrpegelladung
DE59100784D1 (de) Verfahren und anlage zum trocknen von feuchtem gut.
DE69113180D1 (de) Vorrichtung und Verfahren zum Beladen von bogenförmigen Gegenständen.
DE59105995D1 (de) Handhabungsvorrichtung und Verfahren zum Handhaben von Werkstücken.
DE68912557T2 (de) Verfahren und gerät zum lesen von zeichen.
DE69132584T2 (de) Speicherzugriffsystem und Verfahren
DE59101294D1 (de) Verfahren und anlage zum trocknen von schütt- oder rieselfähigem trocknungsgut.
DE69022198D1 (de) Speicherzugriffsverfahren-und-Vorrichtung.
DE9405582U1 (de) Vorrichtung zum Transportieren und Lagern von Gegenständen unterschiedlicher Abmessungen
DE59606849D1 (de) Verfahren zum Lesen und Auffrischen eines dynamischen Halbleiterspeichers

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee