DE69032571T2 - Verfahren zur Herstellung von Halbleiteranordnungen mit durch Graben isolierten Komponenten - Google Patents
Verfahren zur Herstellung von Halbleiteranordnungen mit durch Graben isolierten KomponentenInfo
- Publication number
- DE69032571T2 DE69032571T2 DE69032571T DE69032571T DE69032571T2 DE 69032571 T2 DE69032571 T2 DE 69032571T2 DE 69032571 T DE69032571 T DE 69032571T DE 69032571 T DE69032571 T DE 69032571T DE 69032571 T2 DE69032571 T2 DE 69032571T2
- Authority
- DE
- Germany
- Prior art keywords
- trench
- semiconductor devices
- manufacturing semiconductor
- isolated components
- isolated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 238000000034 method Methods 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/32—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/763—Polycrystalline semiconductor regions
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Element Separation (AREA)
- Local Oxidation Of Silicon (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15154289 | 1989-06-14 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69032571D1 DE69032571D1 (de) | 1998-09-24 |
DE69032571T2 true DE69032571T2 (de) | 1999-02-04 |
Family
ID=15520790
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69032571T Expired - Fee Related DE69032571T2 (de) | 1989-06-14 | 1990-06-13 | Verfahren zur Herstellung von Halbleiteranordnungen mit durch Graben isolierten Komponenten |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0402897B1 (de) |
JP (1) | JP2839651B2 (de) |
KR (1) | KR930006594B1 (de) |
DE (1) | DE69032571T2 (de) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0736419B2 (ja) * | 1990-02-09 | 1995-04-19 | 株式会社東芝 | 半導体装置及びその製造方法 |
JPH05152429A (ja) * | 1991-11-28 | 1993-06-18 | Nec Corp | 半導体装置の製造方法 |
JP4657614B2 (ja) * | 2004-03-09 | 2011-03-23 | Okiセミコンダクタ株式会社 | 半導体装置及び半導体装置の製造方法 |
JP5292984B2 (ja) * | 2008-08-08 | 2013-09-18 | 株式会社デンソー | 半導体装置の製造方法 |
JP5691074B2 (ja) | 2008-08-20 | 2015-04-01 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4472873A (en) * | 1981-10-22 | 1984-09-25 | Fairchild Camera And Instrument Corporation | Method for forming submicron bipolar transistors without epitaxial growth and the resulting structure |
US4486266A (en) * | 1983-08-12 | 1984-12-04 | Tektronix, Inc. | Integrated circuit method |
JPS60136327A (ja) * | 1983-12-26 | 1985-07-19 | Hitachi Ltd | 半導体装置の製造方法 |
US4876214A (en) * | 1988-06-02 | 1989-10-24 | Tektronix, Inc. | Method for fabricating an isolation region in a semiconductor substrate |
-
1990
- 1990-06-12 JP JP2153256A patent/JP2839651B2/ja not_active Expired - Lifetime
- 1990-06-13 EP EP90111198A patent/EP0402897B1/de not_active Expired - Lifetime
- 1990-06-13 DE DE69032571T patent/DE69032571T2/de not_active Expired - Fee Related
- 1990-06-14 KR KR1019900008734A patent/KR930006594B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
JP2839651B2 (ja) | 1998-12-16 |
EP0402897A2 (de) | 1990-12-19 |
JPH03183152A (ja) | 1991-08-09 |
EP0402897B1 (de) | 1998-08-19 |
DE69032571D1 (de) | 1998-09-24 |
KR910001938A (ko) | 1991-01-31 |
EP0402897A3 (de) | 1993-12-15 |
KR930006594B1 (ko) | 1993-07-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE59206717D1 (de) | Verfahren zur herstellung von halbleiterbauelementen | |
DE69130346T2 (de) | Verfahren zur Herstellung von Halbleiteranordnungen | |
DE69417463T2 (de) | Klebeträger für Wafer und Verfahren zur Herstellung von Halbleiterbauelementen mit diesem Träger | |
DE3485880D1 (de) | Verfahren zur herstellung von halbleiteranordnungen. | |
DE69015216D1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung. | |
DE3381215D1 (de) | Integrierte halbleiterschaltungen und verfahren zur herstellung. | |
DE69528117T2 (de) | Verfahren zur Herstellung von Halbleiter-Anordnungen | |
DE68924366D1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung. | |
DE69023558D1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung. | |
DE69004201D1 (de) | Verfahren zur Herstellung einer SOI-Halbleiteranordnung. | |
DE68923417D1 (de) | Verfahren zur herstellung von keramischen elektronischen schichtbauelementen. | |
DE69429978D1 (de) | Verfahren zur Herstellung von Halbleiteranordnungen mit Isolationszonen | |
DE3855813D1 (de) | Verfahren zur herstellung von isolationszonen in einem halbleitersubstrat | |
DE69016955D1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung. | |
DE3485089D1 (de) | Verfahren zur herstellung von halbleitervorrichtungen. | |
DE69126153D1 (de) | Verfahren zur Herstellung von verbundenen Halbleiterplättchen | |
DE69224009T2 (de) | Verfahren zur Herstellung einer Halbleiterstruktur mit MOS- und Bipolar-Bauteilen | |
DE59108592D1 (de) | Verfahren zur herstellung von halbleiterelementen, insbesondere von dioden | |
DE68928951T2 (de) | Verfahren zur Herstellung einer integrierten Schaltung mit Bipolartransistoren | |
DE69220830D1 (de) | Verfahren zur Herstellung von Halbleietervorrichtungen | |
DE69033593D1 (de) | Verfahren zur Herstellung einer integrierten Halbleiterschaltung mit einer Isolationszone | |
DE69032571T2 (de) | Verfahren zur Herstellung von Halbleiteranordnungen mit durch Graben isolierten Komponenten | |
DE3783418D1 (de) | Verfahren zur herstellung einer halbleiterschaltung mit hoher durchbruchspannung. | |
DE69027836D1 (de) | Verfahren zur herstellung von halbleiteranordnungen | |
DE69033515T2 (de) | Verfahren zur Herstellung einer integrierten Schaltung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |