DE69018884T2 - Verfahren zum Herstellen einer Halbleitervorrichtung. - Google Patents
Verfahren zum Herstellen einer Halbleitervorrichtung.Info
- Publication number
- DE69018884T2 DE69018884T2 DE69018884T DE69018884T DE69018884T2 DE 69018884 T2 DE69018884 T2 DE 69018884T2 DE 69018884 T DE69018884 T DE 69018884T DE 69018884 T DE69018884 T DE 69018884T DE 69018884 T2 DE69018884 T2 DE 69018884T2
- Authority
- DE
- Germany
- Prior art keywords
- manufacturing
- semiconductor device
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13016—Shape in side view
- H01L2224/13017—Shape in side view being non uniform along the bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01072—Hafnium [Hf]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB8914626A GB2233494A (en) | 1989-06-26 | 1989-06-26 | Providing an electrode on a semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69018884D1 DE69018884D1 (de) | 1995-06-01 |
DE69018884T2 true DE69018884T2 (de) | 1995-12-07 |
Family
ID=10659066
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69018884T Expired - Fee Related DE69018884T2 (de) | 1989-06-26 | 1990-06-21 | Verfahren zum Herstellen einer Halbleitervorrichtung. |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP0405660B1 (de) |
JP (1) | JP2776960B2 (de) |
KR (1) | KR0157980B1 (de) |
DE (1) | DE69018884T2 (de) |
GB (1) | GB2233494A (de) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5466636A (en) * | 1992-09-17 | 1995-11-14 | International Business Machines Corporation | Method of forming borderless contacts using a removable mandrel |
KR970007819B1 (en) * | 1993-10-21 | 1997-05-17 | Hyundai Electronics Ind | Contact forming method of semiconductor device |
KR0137978B1 (ko) * | 1994-10-12 | 1998-06-15 | 김주용 | 반도체 소자 제조방법 |
EP0708481A3 (de) * | 1994-10-20 | 1997-04-02 | Hughes Aircraft Co | Verbesserte thermische Höcker für monolithische integrierte Schaltungen höherer Leistung vom Flipchip-Typ und Herstellungsverfahren |
FR2771854B1 (fr) * | 1997-11-28 | 2001-06-15 | Sgs Thomson Microelectronics | Procede de realisation d'interconnexions metalliques dans des circuits integres |
DE10021865C2 (de) * | 2000-05-05 | 2002-08-01 | Infineon Technologies Ag | Elektronisches Bauteil mit einem Halbleiterchip und elektronisches Bauteil mit einer Teststruktur auf einem Halbleiterchip sowie Verfahren zu deren Herstellung |
DE102006030267B4 (de) | 2006-06-30 | 2009-04-16 | Advanced Micro Devices, Inc., Sunnyvale | Nano-Einprägetechnik mit erhöhter Flexibilität in Bezug auf die Justierung und die Formung von Strukturelementen |
US9889239B2 (en) | 2007-03-23 | 2018-02-13 | Allegiance Corporation | Fluid collection and disposal system and related methods |
EP2142438A1 (de) | 2007-03-23 | 2010-01-13 | Allegiance Corporation | Fluidauffang- und -entsorgungssystem mit austauschbaren auffang- und anderen merkmalen und entsprechende verfahren |
WO2011008961A1 (en) | 2009-07-15 | 2011-01-20 | Allegiance Corporation | Fluid collection and disposal system and related methods |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5476076A (en) * | 1977-11-30 | 1979-06-18 | Fujitsu Ltd | Manufacture for semiconductor device |
FR2476913B1 (fr) * | 1980-02-25 | 1985-09-13 | Nippon Electric Co | Circuit a plusieurs couches pour integration a grande echelle et procede de fabrication de ce circuit |
US4541168A (en) * | 1984-10-29 | 1985-09-17 | International Business Machines Corporation | Method for making metal contact studs between first level metal and regions of a semiconductor device compatible with polyimide-filled deep trench isolation schemes |
DE3650077T2 (de) * | 1985-03-15 | 1995-02-23 | Hewlett Packard Co | Metallisches Verbindungssystem mit einer ebenen Fläche. |
US4702792A (en) * | 1985-10-28 | 1987-10-27 | International Business Machines Corporation | Method of forming fine conductive lines, patterns and connectors |
EP0257948A3 (de) * | 1986-08-25 | 1988-09-28 | AT&T Corp. | Durchgangsleitung für CMOS-Anordnungen |
EP0262719B1 (de) * | 1986-09-30 | 1993-12-15 | Koninklijke Philips Electronics N.V. | Verfahren zur Herstellung einer Planarleiterbahn durch isotropes Abscheiden von leitendem Werkstoff |
US4751101A (en) * | 1987-04-30 | 1988-06-14 | International Business Machines Corporation | Low stress tungsten films by silicon reduction of WF6 |
-
1989
- 1989-06-26 GB GB8914626A patent/GB2233494A/en not_active Withdrawn
-
1990
- 1990-06-21 EP EP90201625A patent/EP0405660B1/de not_active Expired - Lifetime
- 1990-06-21 KR KR1019900009127A patent/KR0157980B1/ko not_active IP Right Cessation
- 1990-06-21 DE DE69018884T patent/DE69018884T2/de not_active Expired - Fee Related
- 1990-06-25 JP JP2164338A patent/JP2776960B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JP2776960B2 (ja) | 1998-07-16 |
JPH0334539A (ja) | 1991-02-14 |
KR0157980B1 (ko) | 1999-02-01 |
GB8914626D0 (en) | 1989-08-16 |
EP0405660A2 (de) | 1991-01-02 |
KR910001947A (ko) | 1991-01-31 |
DE69018884D1 (de) | 1995-06-01 |
EP0405660B1 (de) | 1995-04-26 |
EP0405660A3 (en) | 1992-01-02 |
GB2233494A (en) | 1991-01-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69022087D1 (de) | Verfahren zum Herstellen einer Halbleiteranordnung. | |
DE68917995T2 (de) | Verfahren zum Herstellen einer Halbleitervorrichtung. | |
DE68919549D1 (de) | Verfahren zum Herstellen einer Halbleiteranordnung. | |
DE69030229D1 (de) | Verfahren zum Herstellen einer Halbleitervorrichtung | |
DE69033736T2 (de) | Verfahren zum Herstellen einer Halbleitervorrichtung | |
DE68911621D1 (de) | Verfahren zum Herstellen einer Einrichtung. | |
DE69133316D1 (de) | Verfahren zum Herstellen einer Halbleitervorrichtung | |
DE69031543D1 (de) | Verfahren zum Herstellen einer Halbleitervorrichtung | |
DE69031184T2 (de) | Verfahren zum Herstellen einer Halbleiterbauelement-Packung | |
DE3750325T2 (de) | Verfahren zum Herstellen eines Halbleiterbauelements. | |
DE68920094T2 (de) | Verfahren zum Herstellen einer Halbleiteranordnung. | |
DE69028964D1 (de) | Verfahren zum Herstellen einer Halbleitervorrichtung | |
DE68906034T2 (de) | Verfahren zum Herstellen einer Halbleiteranordnung. | |
DE3877282D1 (de) | Verfahren zum herstellen einer halbleiter-vorrichtung. | |
DE69120975D1 (de) | Verfahren zum Herstellen einer Halbleitervorrichtung | |
DE69022710T2 (de) | Verfahren zum Herstellen einer Halbleitervorrichtung. | |
DE3883856D1 (de) | Verfahren zum Herstellen einer Halbleiteranordnung. | |
DE68922085D1 (de) | Halbleiteranordung und Verfahren zum Herstellen einer Halbleiteranordung. | |
DE3888457D1 (de) | Verfahren zum Herstellen einer Halbleitervorrichtung. | |
DE3780936T2 (de) | Verfahren zum herstellen einer halbleitervorrichtung. | |
DE69018884T2 (de) | Verfahren zum Herstellen einer Halbleitervorrichtung. | |
DE69109345D1 (de) | Verfahren zum Herstellen einer eine Mesa aufweisenden Halbleiteranordnung. | |
DE69116592T2 (de) | Verfahren zum Herstellen einer Halbleiteranordnung | |
DE69116938D1 (de) | Verfahren zum Herstellen einer Halbleiteranordnung | |
DE69023685T2 (de) | Verfahren zum Herstellen einer Halbleitervorrichtung. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V., EINDHOVEN, N |
|
8339 | Ceased/non-payment of the annual fee |