DE60009817D1 - Gemeinsamen Speicher verteilende Multiprozessorvorrichtung - Google Patents
Gemeinsamen Speicher verteilende MultiprozessorvorrichtungInfo
- Publication number
- DE60009817D1 DE60009817D1 DE60009817T DE60009817T DE60009817D1 DE 60009817 D1 DE60009817 D1 DE 60009817D1 DE 60009817 T DE60009817 T DE 60009817T DE 60009817 T DE60009817 T DE 60009817T DE 60009817 D1 DE60009817 D1 DE 60009817D1
- Authority
- DE
- Germany
- Prior art keywords
- memory device
- shared memory
- multiprocessor shared
- multiprocessor
- shared
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
- G06F13/1663—Access to shared memory
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9910954A FR2797969A1 (fr) | 1999-08-31 | 1999-08-31 | Dispositif a plusieurs processeurs partageant une memoire collective |
FR9910954 | 1999-08-31 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE60009817D1 true DE60009817D1 (de) | 2004-05-19 |
DE60009817T2 DE60009817T2 (de) | 2005-03-31 |
Family
ID=9549452
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE60009817T Expired - Lifetime DE60009817T2 (de) | 1999-08-31 | 2000-08-29 | Gemeinsamen Speicher verteilende Multiprozessorvorrichtung |
Country Status (8)
Country | Link |
---|---|
US (1) | US6647439B1 (de) |
EP (1) | EP1081598B1 (de) |
JP (1) | JP4531223B2 (de) |
KR (1) | KR100676981B1 (de) |
CN (1) | CN1199120C (de) |
DE (1) | DE60009817T2 (de) |
FR (1) | FR2797969A1 (de) |
TW (1) | TW571197B (de) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7328314B2 (en) * | 2002-06-19 | 2008-02-05 | Alcatel-Lucent Canada Inc. | Multiprocessor computing device having shared program memory |
US7106326B2 (en) * | 2003-03-03 | 2006-09-12 | Sun Microsystems, Inc. | System and method for computing filtered shadow estimates using reduced bandwidth |
CN101194242A (zh) * | 2005-06-09 | 2008-06-04 | Nxp股份有限公司 | 存储器控制器和用于连接网络和存储器的方法 |
US7725609B2 (en) * | 2005-08-05 | 2010-05-25 | Qimonda Ag | System memory device having a dual port |
US7426607B2 (en) * | 2005-08-05 | 2008-09-16 | Infineon Technologies Ag | Memory system and method of operating memory system |
CN100395696C (zh) * | 2006-08-11 | 2008-06-18 | 华为技术有限公司 | 静态存储器接口装置及其数据传输方法 |
CN101290592B (zh) * | 2008-06-03 | 2010-10-13 | 浙江大学 | 一种mpsoc上多道程序共享spm的实现方法 |
US9117032B2 (en) | 2011-06-01 | 2015-08-25 | International Business Machines Corporation | Facilitating routing by selectively aggregating contiguous data units |
CN104303167B (zh) * | 2012-05-08 | 2018-01-23 | 马维尔国际贸易有限公司 | 计算机系统和存储器管理的方法 |
US9582442B2 (en) * | 2014-05-30 | 2017-02-28 | International Business Machines Corporation | Intercomponent data communication between different processors |
US9563594B2 (en) | 2014-05-30 | 2017-02-07 | International Business Machines Corporation | Intercomponent data communication between multiple time zones |
US10275379B2 (en) | 2017-02-06 | 2019-04-30 | International Business Machines Corporation | Managing starvation in a distributed arbitration scheme |
CN110688331B (zh) * | 2018-07-05 | 2021-08-17 | 珠海全志科技股份有限公司 | 一种SoC芯片及读取数据的方法 |
CN109542830B (zh) * | 2018-11-21 | 2022-03-01 | 北京灵汐科技有限公司 | 一种数据处理系统及数据处理方法 |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07113916B2 (ja) * | 1986-12-27 | 1995-12-06 | 株式会社ピーエフユー | 複合計算機システム |
JPH01303543A (ja) * | 1988-05-31 | 1989-12-07 | Fujitsu Ltd | メモリアクセス制御装置 |
JP2972213B2 (ja) * | 1988-09-05 | 1999-11-08 | 日本電気株式会社 | 情報処理装置 |
US5072420A (en) | 1989-03-16 | 1991-12-10 | Western Digital Corporation | FIFO control architecture and method for buffer memory access arbitration |
JP2903536B2 (ja) * | 1989-04-18 | 1999-06-07 | 日本電気株式会社 | データ転送装置 |
JP3137970B2 (ja) * | 1990-07-26 | 2001-02-26 | 富士通株式会社 | 共用記憶制御システム |
JP2892116B2 (ja) * | 1990-07-26 | 1999-05-17 | 富士通株式会社 | 共用記憶制御システムのリードバッファ制御方式 |
EP0477595A3 (en) * | 1990-09-26 | 1992-11-19 | Siemens Aktiengesellschaft | Cache memory device with m bus connections |
JP2575557B2 (ja) * | 1990-11-13 | 1997-01-29 | インターナショナル・ビジネス・マシーンズ・コーポレイション | スーパーコンピユータシステム |
US5448264A (en) * | 1991-03-15 | 1995-09-05 | Hewlett-Packard Company | Method and apparatus for separate window clipping and display mode planes in a graphics frame buffer |
US5485586A (en) * | 1992-01-10 | 1996-01-16 | Digital Equipment Corporation | Queue based arbitration using a FIFO data structure |
US5293621A (en) * | 1993-01-11 | 1994-03-08 | Unisys Corporation | Varying wait interval retry apparatus and method for preventing bus lockout |
DE69323861T2 (de) * | 1993-01-25 | 1999-10-07 | Bull Hn Information Syst | Multiprozessorsystem mit gemeinsamem Speicher |
JPH0793274A (ja) * | 1993-07-27 | 1995-04-07 | Fujitsu Ltd | データ転送方式及びデータ転送装置 |
US5732041A (en) * | 1993-08-19 | 1998-03-24 | Mmc Networks, Inc. | Memory interface unit, shared memory switch system and associated method |
JPH0764849A (ja) * | 1993-08-30 | 1995-03-10 | Nippon Denki Musen Denshi Kk | プロセッサの共有メモリ制御装置 |
JP3639321B2 (ja) * | 1994-03-18 | 2005-04-20 | 富士通株式会社 | 記憶制御装置 |
US5557538A (en) | 1994-05-18 | 1996-09-17 | Zoran Microelectronics Ltd. | MPEG decoder |
AU4510696A (en) * | 1994-12-08 | 1996-06-26 | Intel Corporation | A method and an apparatus for enabling a processor to access an external component through a private bus or a shared bus |
JP3639335B2 (ja) * | 1995-01-12 | 2005-04-20 | 富士通株式会社 | クラスタ間通信命令を実行する情報システムで用いられるクラスタ |
US5873119A (en) * | 1996-02-09 | 1999-02-16 | Intel Corporation | Method for parallel processing of dram read request in a memory-cache controller system |
US6470436B1 (en) * | 1998-12-01 | 2002-10-22 | Fast-Chip, Inc. | Eliminating memory fragmentation and garbage collection from the process of managing dynamically allocated memory |
US6314500B1 (en) * | 1999-01-11 | 2001-11-06 | International Business Machines Corporation | Selective routing of data in a multi-level memory architecture based on source identification information |
US6446169B1 (en) * | 1999-08-31 | 2002-09-03 | Micron Technology, Inc. | SRAM with tag and data arrays for private external microprocessor bus |
-
1999
- 1999-08-31 FR FR9910954A patent/FR2797969A1/fr active Pending
-
2000
- 2000-08-17 US US09/640,732 patent/US6647439B1/en not_active Expired - Lifetime
- 2000-08-28 JP JP2000257870A patent/JP4531223B2/ja not_active Expired - Fee Related
- 2000-08-28 CN CNB001305913A patent/CN1199120C/zh not_active Expired - Fee Related
- 2000-08-29 DE DE60009817T patent/DE60009817T2/de not_active Expired - Lifetime
- 2000-08-29 KR KR1020000050278A patent/KR100676981B1/ko not_active IP Right Cessation
- 2000-08-29 EP EP00203009A patent/EP1081598B1/de not_active Expired - Lifetime
- 2000-10-24 TW TW089122326A patent/TW571197B/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
US6647439B1 (en) | 2003-11-11 |
CN1199120C (zh) | 2005-04-27 |
KR20010050236A (ko) | 2001-06-15 |
KR100676981B1 (ko) | 2007-01-31 |
TW571197B (en) | 2004-01-11 |
EP1081598B1 (de) | 2004-04-14 |
EP1081598A1 (de) | 2001-03-07 |
FR2797969A1 (fr) | 2001-03-02 |
DE60009817T2 (de) | 2005-03-31 |
JP2001134542A (ja) | 2001-05-18 |
CN1286442A (zh) | 2001-03-07 |
JP4531223B2 (ja) | 2010-08-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69936654D1 (de) | Speicheranordnung | |
DE60034712D1 (de) | Speicherkarte | |
DE60005920D1 (de) | Speicherkarte | |
NO20016420L (no) | Höytetthets ikke-flyktig minneanordning | |
DE69934760D1 (de) | Speicherschnittstellengerät | |
DE60042640D1 (de) | Datenprozessor mit cachespeicher | |
DE69921215D1 (de) | Ferroelektrische Speicheranordnung | |
DE60009817D1 (de) | Gemeinsamen Speicher verteilende Multiprozessorvorrichtung | |
DE60043485D1 (de) | Nichtflüchtiger Halbleiterspeicher | |
DE60016104D1 (de) | Nichtflüchtige Halbleiterspeicheranordnung | |
DE69920306D1 (de) | Ferroelektrische Speicheranordnung | |
DE59913627D1 (de) | Integrierter Speicher | |
DE59912538D1 (de) | Datenspeichereinrichtung | |
DE60033598D1 (de) | Halbleiterspeichervorrichtung | |
DE60038133D1 (de) | Nicht-flüchtiger Speicher | |
DE50014731D1 (de) | Speicherzellenanordnung | |
DE60033467D1 (de) | Halbleiterspeicheranordnung | |
DE69934621D1 (de) | Nichtflüchtige Halbleiterspeicheranordnung | |
DE69821166D1 (de) | Halbleiterspeicheranordnung mit Multibankenkonfiguration | |
DE60000292T2 (de) | Bildlesevorrichtung | |
DE60035636D1 (de) | Halbleiterspeicheranordnung | |
DE69927199D1 (de) | Nichtflüchtige Halbleiterspeicheranordnung | |
DE50114117D1 (de) | Multiprozessor-Anordnung | |
DE69808700D1 (de) | Cachespeichervorrichtung | |
DE69833291D1 (de) | Halbleiterspeicheranordnung wie z.B. Cachespeicher |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8332 | No legal effect for de | ||
8370 | Indication of lapse of patent is to be deleted | ||
8364 | No opposition during term of opposition | ||
8328 | Change in the person/name/address of the agent |
Representative=s name: EISENFUEHR, SPEISER & PARTNER, 10178 BERLIN |
|
8327 | Change in the person/name/address of the patent owner |
Owner name: NXP B.V., EINDHOVEN, NL |