DE3320424C2 - - Google Patents

Info

Publication number
DE3320424C2
DE3320424C2 DE3320424A DE3320424A DE3320424C2 DE 3320424 C2 DE3320424 C2 DE 3320424C2 DE 3320424 A DE3320424 A DE 3320424A DE 3320424 A DE3320424 A DE 3320424A DE 3320424 C2 DE3320424 C2 DE 3320424C2
Authority
DE
Germany
Prior art keywords
insulating film
impurity diffusion
region
diffusion region
edge
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE3320424A
Other languages
German (de)
English (en)
Other versions
DE3320424A1 (de
Inventor
Masaharu Tokuda
Hirokazu Miyoshi
Akira Nishimoto
Ryo Ando
Moriyoshi Nakajima
Hironari Itami Hyogo Jp Takahashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of DE3320424A1 publication Critical patent/DE3320424A1/de
Application granted granted Critical
Publication of DE3320424C2 publication Critical patent/DE3320424C2/de
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P54/00—Cutting or separating of wafers, substrates or parts of devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/112—Constructional design considerations for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layers, e.g. by using channel stoppers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Dicing (AREA)
DE19833320424 1982-06-09 1983-06-06 Halbleiterelement Granted DE3320424A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57100252A JPS58216439A (ja) 1982-06-09 1982-06-09 半導体装置

Publications (2)

Publication Number Publication Date
DE3320424A1 DE3320424A1 (de) 1983-12-15
DE3320424C2 true DE3320424C2 (https=) 1990-10-31

Family

ID=14269027

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19833320424 Granted DE3320424A1 (de) 1982-06-09 1983-06-06 Halbleiterelement

Country Status (2)

Country Link
JP (1) JPS58216439A (https=)
DE (1) DE3320424A1 (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3817918A1 (de) * 1987-05-27 1988-12-08 Mitsubishi Electric Corp Halbleiterspeichereinrichtung
JP5543786B2 (ja) * 2008-01-09 2014-07-09 ローム株式会社 半導体装置及びその製造方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3247428A (en) * 1961-09-29 1966-04-19 Ibm Coated objects and methods of providing the protective coverings therefor
US3967310A (en) * 1968-10-09 1976-06-29 Hitachi, Ltd. Semiconductor device having controlled surface charges by passivation films formed thereon
JPS5321989B2 (https=) * 1973-10-12 1978-07-06
NL176415C (nl) * 1976-07-05 1985-04-01 Hitachi Ltd Halfgeleidergeheugeninrichting omvattende een matrix van halfgeleidergeheugencellen, die bestaan uit een veldeffekttransistor en een opslagcapaciteit.

Also Published As

Publication number Publication date
JPS58216439A (ja) 1983-12-16
DE3320424A1 (de) 1983-12-15

Similar Documents

Publication Publication Date Title
DE3587798T2 (de) SoI-Halbleiteranordnung und Verfahren zu ihrer Herstellung.
DE69029618T2 (de) Verfahren zur Herstellung nichtflüchtiger Halbleiterspeicher
DE3685709T2 (de) Substratstruktur zur herstellung einer halbleiterverbundanordnung.
DE69315239T2 (de) VDMOS-Transistor mit verbesserter Durchbruchsspannungscharakteristik
DE3131727C2 (https=)
DE69031575T2 (de) Halbleiteranordnung mit einer trichterförmigen Verbindung zwischen Leiter-Ebenen und Verfahren zu ihrer Herstellung
DE3437512C2 (de) Integrierte Halbleiterschaltung mit Isolationsbereichen und Verfahren zu ihrer Herstellung
DE3327301A1 (de) Integrierte halbleiterschaltung und verfahren zu ihrer herstellung
DE3780484T2 (de) Loeschbarer programmierbarer nurlesespeicher mit gleitgate-feldeffekttransistoren.
EP0005185B1 (de) Verfahren zum gleichzeitigen Herstellen von Schottky-Sperrschichtdioden und ohmschen Kontakten nach dotierten Halbleiterzonen
DE2904769A1 (de) Verfahren zum herstellen eines v-nut-mos-feldeffekttransistors und transistor dieses typs
DE2153103A1 (de) Integrierte Schaltungsanordnung und Verfahren zur Herstellung derselben
DE2646308B2 (de) Verfahren zum Herstellen nahe beieinander liegender elektrisch leitender Schichten
DE2824419C2 (de) Feldeffekttransistor und Verfahren zu dessen Herstellung
DE69228099T2 (de) Verfahren zur Herstellung von Sacklöchern und hergestellte Struktur
DE3685969T2 (de) Integrierte schaltung mit halbleiterkondensator und verfahren zu ihrer herstellung.
DE2453279C3 (de) Halbleiteranordnung
DE3543937C2 (https=)
DE3688757T2 (de) Verfahren zur Herstellung von Halbleiteranordnungen mit Isolationszonen.
DE19542606A1 (de) MIS-Transistor mit einem Dreischicht-Einrichtungsisolationsfilm
DE69226569T2 (de) Selbstjustierender Polysilizium-T-Gatekontakt
DE68925092T2 (de) MOS-Feldeffekttransistor
DE4003681C2 (de) Verfahren zur Herstellung von inselförmigen Halbleiteranordnungen
DE3320424C2 (https=)
DE2316208A1 (de) Integrierte mos-schaltung hohen feldspannungsschwellwerts und verfahren zur herstellung derselben

Legal Events

Date Code Title Description
OM8 Search report available as to paragraph 43 lit. 1 sentence 1 patent law
8110 Request for examination paragraph 44
D2 Grant after examination
8363 Opposition against the patent
8325 Change of the main classification

Ipc: H01L 21/78

8365 Fully valid after opposition proceedings
8320 Willingness to grant licences declared (paragraph 23)