DE3217896A1 - Halbleiterspeichervorrichtung und verfahren zu ihrer herstellung - Google Patents
Halbleiterspeichervorrichtung und verfahren zu ihrer herstellungInfo
- Publication number
- DE3217896A1 DE3217896A1 DE19823217896 DE3217896A DE3217896A1 DE 3217896 A1 DE3217896 A1 DE 3217896A1 DE 19823217896 DE19823217896 DE 19823217896 DE 3217896 A DE3217896 A DE 3217896A DE 3217896 A1 DE3217896 A1 DE 3217896A1
- Authority
- DE
- Germany
- Prior art keywords
- film
- capacitor
- layer
- semiconductor
- semiconductor substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
- H10D64/681—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered
- H10D64/685—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered being perpendicular to the channel plane
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
- H10D64/693—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator the insulator comprising nitrogen, e.g. nitrides, oxynitrides or nitrogen-doped materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28211—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a gaseous ambient using an oxygen or a water vapour, e.g. RTO, possibly through a layer
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56070732A JPS57186354A (en) | 1981-05-13 | 1981-05-13 | Semiconductor memory storage and manufacture thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE3217896A1 true DE3217896A1 (de) | 1983-05-26 |
Family
ID=13439994
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19823217896 Withdrawn DE3217896A1 (de) | 1981-05-13 | 1982-05-12 | Halbleiterspeichervorrichtung und verfahren zu ihrer herstellung |
Country Status (6)
| Country | Link |
|---|---|
| JP (1) | JPS57186354A (cs) |
| KR (1) | KR840000082A (cs) |
| DE (1) | DE3217896A1 (cs) |
| FR (1) | FR2506058A1 (cs) |
| GB (1) | GB2098397A (cs) |
| IT (1) | IT1152129B (cs) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3314002A1 (de) * | 1982-04-19 | 1983-11-03 | Hitachi, Ltd., Tokyo | Taktgeber und damit arbeitender dynamischer speicher |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2519461A1 (fr) * | 1982-01-06 | 1983-07-08 | Hitachi Ltd | Dispositif de memoire a semi-conducteurs et procede de fabrication d'un tel dispositif |
| JPH0612619B2 (ja) * | 1982-09-22 | 1994-02-16 | 株式会社日立製作所 | 半導体メモリ装置 |
| JPS59172761A (ja) * | 1983-03-23 | 1984-09-29 | Hitachi Ltd | 半導体装置 |
| US4617471A (en) * | 1983-12-27 | 1986-10-14 | Kabushiki Kaisha Toshiba | Image sensing device |
| JPS60206163A (ja) * | 1984-03-30 | 1985-10-17 | Toshiba Corp | 半導体記憶装置 |
| JPS6421788A (en) * | 1987-07-16 | 1989-01-25 | Nec Corp | Semiconductor memory device |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2130908A1 (de) * | 1970-06-22 | 1971-12-30 | Cogar Corp | Speicherzelle mit Metalloxidhalbleiter-Einrichtungen mit verschiedenen Steilheiten |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2646245A1 (de) * | 1975-10-28 | 1977-05-05 | Motorola Inc | Speicherschaltung |
| DE2633558C2 (de) * | 1976-07-26 | 1978-08-03 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Speicherbaustein |
| JPS53112686A (en) * | 1977-03-14 | 1978-10-02 | Oki Electric Ind Co Ltd | Manufacture for semiconductor device |
| JPS5559759A (en) * | 1978-10-27 | 1980-05-06 | Hitachi Ltd | Semiconductor device |
-
1981
- 1981-05-13 JP JP56070732A patent/JPS57186354A/ja active Pending
-
1982
- 1982-04-27 GB GB8212113A patent/GB2098397A/en not_active Withdrawn
- 1982-05-07 FR FR8207966A patent/FR2506058A1/fr active Granted
- 1982-05-10 KR KR1019820002028A patent/KR840000082A/ko not_active Withdrawn
- 1982-05-12 DE DE19823217896 patent/DE3217896A1/de not_active Withdrawn
- 1982-05-12 IT IT21211/82A patent/IT1152129B/it active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2130908A1 (de) * | 1970-06-22 | 1971-12-30 | Cogar Corp | Speicherzelle mit Metalloxidhalbleiter-Einrichtungen mit verschiedenen Steilheiten |
Non-Patent Citations (2)
| Title |
|---|
| DE-Z: ntz, Bd. 32, No.6, 1979, S.375-381 * |
| US-Z: IEEE-ED 24, No.5, 1977, S.584-586 * |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3314002A1 (de) * | 1982-04-19 | 1983-11-03 | Hitachi, Ltd., Tokyo | Taktgeber und damit arbeitender dynamischer speicher |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57186354A (en) | 1982-11-16 |
| IT8221211A0 (it) | 1982-05-12 |
| IT1152129B (it) | 1986-12-31 |
| FR2506058A1 (fr) | 1982-11-19 |
| KR840000082A (ko) | 1984-01-30 |
| FR2506058B1 (cs) | 1985-04-12 |
| GB2098397A (en) | 1982-11-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE3141195C2 (cs) | ||
| DE3788172T2 (de) | MIS integrierte Schaltung, wie eine EPROM-Speicherzelle, und Verfahren zu deren Herstellung. | |
| DE69029618T2 (de) | Verfahren zur Herstellung nichtflüchtiger Halbleiterspeicher | |
| DE3037431C2 (cs) | ||
| DE4140681C2 (de) | Verfahren zur Herstellung eines Masken-Nur-Lesespeichers (Masken-ROM) | |
| DE19727466C2 (de) | DRAM-Zellenanordnung und Verfahren zu deren Herstellung | |
| DE19808182C1 (de) | Elektrisch programmierbare Speicherzellenanordnung und ein Verfahren zu deren Herstellung | |
| DE3204039A1 (de) | Halbleiterspeicheranordnung und verfahren zu ihrer herstellung | |
| DE19718721C2 (de) | DRAM-Zellenanordnung und Verfahren zu deren Herstellung | |
| DE4323961A1 (de) | Halbleiterspeichervorrichtung | |
| DE3106202A1 (de) | Integrierte halbleiterschaltungsanordnung und verfahren zu ihrer herstellung | |
| DE2911132A1 (de) | Verfahren zur bildung einer kontaktzone zwischen schichten aus polysilizium | |
| DE3851204T2 (de) | Herstellungsverfahren einer integrierten Halbleiterschaltungsanordnung. | |
| DE2852049A1 (de) | Fest- oder lesespeicher | |
| DE19501557A1 (de) | Halbleitervorrichtung und Verfahren zu deren Herstellung | |
| DE3224287C2 (cs) | ||
| DE4038114A1 (de) | Halbleiterspeicher und verfahren zu seiner herstellung | |
| DE69128819T2 (de) | Halbleiterspeicheranordnung | |
| DE4426311A1 (de) | Leiterbahnstruktur eines Halbleiterbauelementes und Verfahren zu ihrer Herstellung | |
| DE3840559C2 (cs) | ||
| DE3543937C2 (cs) | ||
| DE3046524A1 (de) | "halbleitervorrichtung und verfahren zu ihrer herstellung" | |
| DE19807010A1 (de) | Verfahren zur Herstellung einer nichtflüchtigen Speichereinrichtung | |
| DE3217896A1 (de) | Halbleiterspeichervorrichtung und verfahren zu ihrer herstellung | |
| EP0883185A1 (de) | Selbstverstärkende DRAM-Zellenanordnung und Verfahren zu deren Herstellung |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| OM8 | Search report available as to paragraph 43 lit. 1 sentence 1 patent law | ||
| 8139 | Disposal/non-payment of the annual fee |