DE2541118A1 - Verfahren zur herstellung von mos-transistoren mit verbesserten eigenschaften - Google Patents
Verfahren zur herstellung von mos-transistoren mit verbesserten eigenschaftenInfo
- Publication number
- DE2541118A1 DE2541118A1 DE19752541118 DE2541118A DE2541118A1 DE 2541118 A1 DE2541118 A1 DE 2541118A1 DE 19752541118 DE19752541118 DE 19752541118 DE 2541118 A DE2541118 A DE 2541118A DE 2541118 A1 DE2541118 A1 DE 2541118A1
- Authority
- DE
- Germany
- Prior art keywords
- zone
- drain
- type
- substrate
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
- H10D30/6713—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes
- H10D30/6715—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes characterised by the doping profiles, e.g. having lightly-doped source or drain extensions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D99/00—Subject matter not provided for in other groups of this subclass
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR7431138A FR2284983A1 (fr) | 1974-09-13 | 1974-09-13 | Procede d'amelioration des caracteristiques des transistors m.o.s. sur support isolant et transistors obtenus par ledit procede |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE2541118A1 true DE2541118A1 (de) | 1976-03-25 |
Family
ID=9143080
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19752541118 Withdrawn DE2541118A1 (de) | 1974-09-13 | 1975-09-15 | Verfahren zur herstellung von mos-transistoren mit verbesserten eigenschaften |
Country Status (5)
| Country | Link |
|---|---|
| JP (1) | JPS5160174A (enExample) |
| CH (1) | CH590556A5 (enExample) |
| DE (1) | DE2541118A1 (enExample) |
| FR (1) | FR2284983A1 (enExample) |
| NL (1) | NL7510485A (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2834724A1 (de) * | 1978-08-08 | 1980-02-14 | Siemens Ag | Mos-feldeffekttransistoren fuer hoehere spannungen |
| US4279069A (en) * | 1979-02-21 | 1981-07-21 | Rockwell International Corporation | Fabrication of a nonvolatile memory array device |
| JPS58151062A (ja) * | 1982-01-28 | 1983-09-08 | Toshiba Corp | 半導体装置 |
-
1974
- 1974-09-13 FR FR7431138A patent/FR2284983A1/fr active Granted
-
1975
- 1975-08-28 CH CH1113975A patent/CH590556A5/xx not_active IP Right Cessation
- 1975-09-05 NL NL7510485A patent/NL7510485A/xx not_active Application Discontinuation
- 1975-09-12 JP JP50110843A patent/JPS5160174A/ja active Pending
- 1975-09-15 DE DE19752541118 patent/DE2541118A1/de not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| FR2284983B1 (enExample) | 1978-06-09 |
| CH590556A5 (enExample) | 1977-08-15 |
| FR2284983A1 (fr) | 1976-04-09 |
| NL7510485A (nl) | 1976-03-16 |
| JPS5160174A (en) | 1976-05-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE2455730C3 (de) | Feldeffekt-Transistor mit einem Substrat aus einkristallinem Saphir oder Spinell | |
| DE69209678T2 (de) | Halbleiteranordnung für Hochspannungsverwendung und Verfahren zur Herstellung | |
| DE69517370T2 (de) | Hochleistungs-Sperrschichttransistor mit niedriger Schwellenspannung | |
| DE2512373A1 (de) | Sperrschicht-oberflaechen-feldeffekt- transistor | |
| DE2047777A1 (de) | Oberflachenfeldeffekttransistor mit einstellbarer Schwellspannung | |
| DE102013003283B4 (de) | Tunneltransistor und Verfahren | |
| DE19642538A1 (de) | Halbleitereinrichtung und Herstellungsverfahren derselben | |
| EP0033003B1 (de) | Zweifach diffundierter Metalloxidsilicium-Feldeffekttransistor und Verfahren zu seiner Herstellung | |
| DE3811821A1 (de) | Halbleiterbauelement | |
| DE1807857A1 (de) | Metall-Halbleitertransistor | |
| DE2915024A1 (de) | Halbleiterbauelement | |
| DE112011100975B4 (de) | Verfahren zur Herstellung biaxial verspannter Feldeffekttransistor-Bauelemente | |
| DE2262943A1 (de) | Verfahren zur verhinderung einer unerwuenschten inversion | |
| DE19733974A1 (de) | MOSFET-Einrichtung | |
| WO2001024276A1 (de) | Ladungskompensationshalbleiteranordnung | |
| DE2064886A1 (de) | Integrierte Schaltung mit Feldeffekt transistoren Ausscheidung aus 2047672 | |
| DE2109928A1 (de) | Feldeffekt Transistor | |
| DE1808928A1 (de) | Halbleiterbauelement und Verfahren zu dessen Herstellung | |
| DE2160462A1 (de) | Halbleiteranordnung und verfahren zur herstellung dieser halbleiteranordnung. | |
| DE2833068A1 (de) | Integrierte halbleitervorrichtung | |
| DE102017217234A1 (de) | Halbleitervorrichtung | |
| DE2460682A1 (de) | Halbleitervorrichtung | |
| DE3105693A1 (de) | "mosfet-bauelement" | |
| DE112010004414T5 (de) | Soi-cmos-struktur mit programmierbarer potentialfreier rückplatte | |
| DE2261250A1 (de) | Als integrierte schaltung ausgebildeter negator |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8141 | Disposal/no request for examination |