DE2257256C3 - Durch logische Verknüpfungsglieder gebildete bistabile Kippstufe zur Verwendung als Frequenzteiler - Google Patents
Durch logische Verknüpfungsglieder gebildete bistabile Kippstufe zur Verwendung als FrequenzteilerInfo
- Publication number
- DE2257256C3 DE2257256C3 DE19722257256 DE2257256A DE2257256C3 DE 2257256 C3 DE2257256 C3 DE 2257256C3 DE 19722257256 DE19722257256 DE 19722257256 DE 2257256 A DE2257256 A DE 2257256A DE 2257256 C3 DE2257256 C3 DE 2257256C3
- Authority
- DE
- Germany
- Prior art keywords
- transistors
- circuit
- circuits
- channel
- logic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000000295 complement effect Effects 0.000 claims description 9
- 230000007704 transition Effects 0.000 claims description 5
- 230000003068 static effect Effects 0.000 claims description 4
- 238000000034 method Methods 0.000 claims description 3
- 230000008569 process Effects 0.000 claims description 3
- 229910052793 cadmium Inorganic materials 0.000 claims description 2
- 230000002452 interceptive effect Effects 0.000 claims description 2
- 229910044991 metal oxide Inorganic materials 0.000 claims description 2
- 150000004706 metal oxides Chemical class 0.000 claims description 2
- 239000004065 semiconductor Substances 0.000 claims description 2
- 101000984732 Lycosa erythrognatha Bradykinin-potentiating peptide S Proteins 0.000 claims 1
- 210000000941 bile Anatomy 0.000 claims 1
- 230000005540 biological transmission Effects 0.000 claims 1
- 239000004020 conductor Substances 0.000 claims 1
- 230000005611 electricity Effects 0.000 claims 1
- 230000005669 field effect Effects 0.000 claims 1
- 230000003340 mental effect Effects 0.000 claims 1
- 239000007787 solid Substances 0.000 claims 1
- 230000006870 function Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000009182 swimming Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/002—Pulse counters comprising counting chains; Frequency dividers comprising counting chains using semiconductor devices
Landscapes
- Logic Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CH1696671A CH561986A5 (enrdf_load_stackoverflow) | 1971-11-22 | 1971-11-22 |
Publications (3)
Publication Number | Publication Date |
---|---|
DE2257256A1 DE2257256A1 (de) | 1973-06-20 |
DE2257256B2 DE2257256B2 (de) | 1977-03-03 |
DE2257256C3 true DE2257256C3 (de) | 1983-12-22 |
Family
ID=4421727
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE19722257256 Expired DE2257256C3 (de) | 1971-11-22 | 1972-11-22 | Durch logische Verknüpfungsglieder gebildete bistabile Kippstufe zur Verwendung als Frequenzteiler |
Country Status (7)
Country | Link |
---|---|
JP (1) | JPS532314B2 (enrdf_load_stackoverflow) |
CA (1) | CA976622A (enrdf_load_stackoverflow) |
CH (1) | CH561986A5 (enrdf_load_stackoverflow) |
DE (1) | DE2257256C3 (enrdf_load_stackoverflow) |
FR (1) | FR2162981A5 (enrdf_load_stackoverflow) |
GB (1) | GB1410627A (enrdf_load_stackoverflow) |
NL (1) | NL7215836A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CH583483A5 (enrdf_load_stackoverflow) * | 1975-09-17 | 1976-12-31 | Centre Electron Horloger | |
GB2213008B (en) * | 1987-11-30 | 1992-01-29 | Plessey Co Plc | Improvements in or relating to flip-flops |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3493786A (en) * | 1967-05-02 | 1970-02-03 | Rca Corp | Unbalanced memory cell |
US3573507A (en) * | 1968-09-11 | 1971-04-06 | Northern Electric Co | Integrated mos transistor flip-flop circuit |
US3577166A (en) * | 1968-09-17 | 1971-05-04 | Rca Corp | C-mos dynamic binary counter |
US3560998A (en) * | 1968-10-16 | 1971-02-02 | Hamilton Watch Co | Electronically controlled timepiece using low power mos transistor circuitry |
BE757117R (fr) * | 1969-10-31 | 1971-03-16 | Centre Electron Horloger | Circuit diviseur de |
US3609406A (en) * | 1970-02-16 | 1971-09-28 | Electronic Arrays | Integrated circuit inverter |
-
1971
- 1971-11-22 CH CH1696671A patent/CH561986A5/xx not_active IP Right Cessation
-
1972
- 1972-11-21 FR FR7241341A patent/FR2162981A5/fr not_active Expired
- 1972-11-21 CA CA157,076A patent/CA976622A/en not_active Expired
- 1972-11-21 GB GB5371072A patent/GB1410627A/en not_active Expired
- 1972-11-22 NL NL7215836A patent/NL7215836A/xx unknown
- 1972-11-22 JP JP11670672A patent/JPS532314B2/ja not_active Expired
- 1972-11-22 DE DE19722257256 patent/DE2257256C3/de not_active Expired
Also Published As
Publication number | Publication date |
---|---|
GB1410627A (en) | 1975-10-22 |
NL7215836A (enrdf_load_stackoverflow) | 1973-05-24 |
DE2257256A1 (de) | 1973-06-20 |
JPS532314B2 (enrdf_load_stackoverflow) | 1978-01-26 |
CA976622A (en) | 1975-10-21 |
DE2257256B2 (de) | 1977-03-03 |
JPS4860571A (enrdf_load_stackoverflow) | 1973-08-24 |
FR2162981A5 (enrdf_load_stackoverflow) | 1973-07-20 |
CH561986A5 (enrdf_load_stackoverflow) | 1975-05-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE2544974C3 (de) | Schaltkreis zur Realisierung logischer Funktionen | |
DE3300239C2 (de) | Schaltungsanordnung zur Pegelumsetzung digitaler Signale | |
DE2822219C2 (de) | Auf einem Chip integrierte Logikschaltungen | |
DE69403964T2 (de) | Steuerschaltung mit einem Pegelschieber zum Schalten eines eletronischen Schalters | |
DE2455178A1 (de) | Integrierte, programmierbare logikanordnung | |
DE1512398B2 (de) | Flip Flop Schaltung und Zahlschaltung | |
DE2721851A1 (de) | Verriegelnder leseverstaerker fuer halbleiterspeicheranordnungen | |
DE2647982A1 (de) | Logische schaltungsanordnung in integrierter mos-schaltkreistechnik | |
DE2522797C3 (de) | Flip-Flop-Schaltung | |
DE1953975C3 (de) | Hochgeschwindigkeits-Mehrphasengatter | |
DE2509731A1 (de) | Universelles schaltnetz zur verknuepfung binaerer schaltvariabler | |
DE2706807A1 (de) | Einrichtung und verfahren zum verarbeiten von information in form digitaler signale | |
DE2802595C2 (de) | Schaltungsanordnung mit Feldeffekttransistoren zur Spannungspegelumsetzung | |
DE69121175T2 (de) | Flipflop-Schaltung mit einem CMOS-Hysterese-Inverter | |
EP1188237B1 (de) | Flipflop-schaltungsanordnung | |
DE2461088B2 (de) | Logisches verknuepfungsglied mit hoher arbeitsgeschwindigkeit und damit aufgebaute dekoderschaltung fuer einen bipolaren speicher mit direktem zugriff | |
DE2257256C3 (de) | Durch logische Verknüpfungsglieder gebildete bistabile Kippstufe zur Verwendung als Frequenzteiler | |
DE2640653C2 (de) | Durch logische Verknüpfungsglieder gebildete bistabile Kippstufe | |
DE2422123A1 (de) | Schaltverzoegerungsfreie bistabile schaltung | |
DE2552849C3 (de) | Logische Schaltung | |
DE2165160C2 (de) | CMOS-Schaltung als exklusives ODER-Glied | |
DE3137810A1 (de) | Efl-halteschaltung und zaehlerschaltungen | |
DE2544434A1 (de) | Integrierte schaltung in dynamischer cmos-technik | |
DE3751365T2 (de) | Umfassende Familie von logischen Kaskode-Stromschaltkreisen (CSC). | |
DE19752627A1 (de) | Exklusiv-NOR-Schaltung mit drei Eingängen |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8281 | Inventor (new situation) |
Free format text: OGUEY, HENRI J., DR.-ING., PESEUX, CH VITTOZ, ERIC ANDRE, DIPL.-ING., CERNIER, CH |
|
AG | Has addition no. |
Ref country code: DE Ref document number: 2640653 Format of ref document f/p: P |
|
C3 | Grant after two publication steps (3rd publication) | ||
AG | Has addition no. |
Ref country code: DE Ref document number: 2640653 Format of ref document f/p: P |