CN203481210U - 一种基于框架采用点胶技术的扁平封装件 - Google Patents

一种基于框架采用点胶技术的扁平封装件 Download PDF

Info

Publication number
CN203481210U
CN203481210U CN201320390891.7U CN201320390891U CN203481210U CN 203481210 U CN203481210 U CN 203481210U CN 201320390891 U CN201320390891 U CN 201320390891U CN 203481210 U CN203481210 U CN 203481210U
Authority
CN
China
Prior art keywords
chip
lead frame
framework
bonding
packaging piece
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN201320390891.7U
Other languages
English (en)
Inventor
魏海东
李万霞
李站
钟环清
崔梦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai M Microtech Electronics Co ltd
Original Assignee
Huatian Technology Xian Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huatian Technology Xian Co Ltd filed Critical Huatian Technology Xian Co Ltd
Priority to CN201320390891.7U priority Critical patent/CN203481210U/zh
Application granted granted Critical
Publication of CN203481210U publication Critical patent/CN203481210U/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71

Landscapes

  • Lead Frames For Integrated Circuits (AREA)

Abstract

本实用新型公开了一种基于框架采用点胶技术的扁平封装件，所述封装件主要由引线框架、粘片胶、芯片、键合线和塑封体组成。所述引线框架与芯片通过粘片胶连接，键合线连接引线框架和芯片，塑封体包围了引线框架、粘片胶、芯片和键合线。所述键合线上有用于固定线型的白胶。本实用新型能有效避免塌丝及冲线风险，提高封装件可靠性，抗震能力强。

Description

一种基于框架采用点胶技术的扁平封装件
技术领域
本实用新型属于集成电路封装技术领域，具体是一种基于框架采用点胶技术的扁平封装件。 
背景技术
QFN（Quad Flat No-lead Package）全称为方形扁平无引脚封装，是表面贴装型封装之一。DFN/QFN平台具有多功能性，可以让一个或多个半导体器件在无铅封装内连接。QFN是一种无引脚封装，呈正方形或矩形，封装底部中央位置有一个大面积裸露焊盘用来导热，围绕大焊盘的封装外围四周有实现电气连结的导电焊盘。QFN及DFN（双扁平无引脚封装）封装是在近几年随着通讯及便携式小型数码电子产品（数码相机、手机、PC、MP3）的产生而发展起来的、适用于高频、宽带、低噪声、高导热、小体积、高速度等电性要求的中小规模集成电路的封装。QFN/DFN封装有效地利用了引线脚的封装空间，从而大幅度地提高了封装效率。 
但是由于塑封工序中注塑压力，塑封料粘度，框架翘曲度以及设计方面等不足，扁平封装件在封装过程中很有可能发生塌丝以及冲线等问题，如果发生此类问题会严重影响产品的封装良率，以及测试良率，是封装行业中比较难攻克的问题。
实用新型内容
为了解决上述现有技术存在的问题，本实用新型提供一种基于框架采用点胶技术的扁平封装件，在封装过程中的压焊工序后，在压焊打好的键合线上点一些白胶以固定线型，由于白胶只起固定线型的作用，不会和塑封料以及键合线发生反应，所以不仅能有效固定线型，避免产品发生冲线和塌丝，又能保证产品线路的连通，形成电路整体，此法能有效避免塌丝及冲线风险，提高封装件可靠性，抗震能力强。 
一种基于框架采用点胶技术的扁平封装件主要由引线框架、粘片胶、芯片、键合线和塑封体组成。所述引线框架与芯片通过粘片胶连接，键合线连接引线框架和芯片，塑封体包围了引线框架、粘片胶、芯片和键合线。所述键合线上有用于固定线型的白胶。
一种基于框架采用点胶技术的扁平封装件的制作工艺的主要工艺流程：晶圆减薄→划片→上芯（粘片）→压焊→在键合线上刷白胶→塑封→后固化→打印→产品分离→检验→包装→入库。
附图说明
图1引线框架剖面图； 
图2上芯后产品剖面图；
图3压焊后产品剖面图；
图4键合线点胶后产品剖面图；
图5塑封后产品剖面图；
图6后固化后产品剖面图；
图7产品成品剖面图。
图中，1为引线框架，2为粘片胶，3为芯片，4为键合线，5为塑封体。
具体实施方式
下面结合附图就本实用新型做进一步的说明。 
如图7所示，一种基于框架采用点胶技术的扁平封装件主要由引线框架1、粘片胶2、芯片3、键合线4和塑封体5组成。所述引线框架1与芯片3通过粘片胶2连接，键合线4连接引线框架1和芯片3，塑封体5包围了引线框架1、粘片胶2、芯片3和键合线4。所述键合线4上有用于固定线型的白胶。塑封体5对芯片3和键合线4起到了支撑和保护作用。芯片3、键合线4、塑封体5、引线框架1构成了电路的电源和信号通道。
一种基于框架采用点胶技术的扁平封装件的制作工艺的主要工艺流程：晶圆减薄→划片→上芯（粘片）→压焊→在键合线上刷白胶→塑封→后固化→打印→产品分离→检验→包装→入库。
如图1至图7所示，一种基于框架采用点胶技术的扁平封装件的制作工艺，其按照以下步骤进行：
第一步、减薄、划片：减薄厚度50μm～200μm，150μm以上晶圆同普通QFN划片工艺，但厚度在150μm以下晶圆，使用双刀划片机及其工艺；
第二步、上芯（粘片）：采用粘片胶2将芯片3与引线框架1相连；
第三步、压焊：压焊同常规QFN/DFN工艺相同。
第四步、在键合线上刷白胶：在封装过程中的压焊工序后，在压焊打好的键合线4上点一些白胶以固定线型，由于白胶只起固定线型的作用，不会和塑封料以及键合线4发生反应，所以不仅能有效固定线型，避免产品发生冲线和塌丝，又能保证产品线路的连通，形成电路整体，此法能有效避免塌丝及冲线风险，提高封装件可靠性，抗震能力强。
第五步、塑封，后固化、打印、产品分离、检验、包装等均与常规QFN/DFN工艺相同。

Claims (1)

1.一种基于框架采用点胶技术的扁平封装件，主要由引线框架（1）、粘片胶（2）、芯片（3）、键合线（4）和塑封体（5）组成；所述引线框架（1）与芯片（3）通过粘片胶（2）连接，键合线（4）连接引线框架（1）和芯片（3），塑封体（5）包围了引线框架（1）、粘片胶（2）、芯片（3）和键合线（4），其特征在于：所述键合线（4）上有用于固定线型的白胶。
CN201320390891.7U 2013-07-03 2013-07-03 一种基于框架采用点胶技术的扁平封装件 Expired - Lifetime CN203481210U (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201320390891.7U CN203481210U (zh) 2013-07-03 2013-07-03 一种基于框架采用点胶技术的扁平封装件

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201320390891.7U CN203481210U (zh) 2013-07-03 2013-07-03 一种基于框架采用点胶技术的扁平封装件

Publications (1)

Publication Number Publication Date
CN203481210U true CN203481210U (zh) 2014-03-12

Family

ID=50229489

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201320390891.7U Expired - Lifetime CN203481210U (zh) 2013-07-03 2013-07-03 一种基于框架采用点胶技术的扁平封装件

Country Status (1)

Country Link
CN (1) CN203481210U (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103400811A (zh) * 2013-07-03 2013-11-20 华天科技（西安）有限公司 一种基于框架采用特殊点胶技术的扁平封装件及其制作工艺

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103400811A (zh) * 2013-07-03 2013-11-20 华天科技（西安）有限公司 一种基于框架采用特殊点胶技术的扁平封装件及其制作工艺

Similar Documents

Publication Publication Date Title
CN103985692A (zh) Ac-dc电源电路的封装结构及其封装方法
CN102231372A (zh) 多圈排列无载体ic芯片封装件及其生产方法
CN201655787U (zh) 半导体封装结构
CN103606539A (zh) 一种基于框架采用开孔优化技术的扁平封装件及其制作工艺
CN103400806A (zh) 一种基于框架采用切割道优化技术的扁平封装件的制作工艺
CN203481210U (zh) 一种基于框架采用点胶技术的扁平封装件
CN103400811A (zh) 一种基于框架采用特殊点胶技术的扁平封装件及其制作工艺
CN104009026A (zh) 胎压传感器电路的封装结构及其封装方法
CN103021996A (zh) 一种带有方形凹槽的冲压框架的扁平多芯片封装件及其制作方法
CN203260570U (zh) 一种基于框架腐蚀凸点的无载体式新型封装件
CN203589000U (zh) 一种基于无框架csp封装背面植球塑封封装件
CN202111082U (zh) 多圈排列ic芯片封装件
CN203481191U (zh) 一种基于框架采用预塑封优化技术的aaqfn封装件
CN202178252U (zh) 多圈排列无载体双ic芯片封装件
CN202196776U (zh) 一种扁平无载体无引线引脚外露封装件
CN203339152U (zh) 一种基于冲压框架的单芯片扁平封装件
CN201523004U (zh) 一种小载体四面扁平无引脚封装件
CN203103287U (zh) 一种带有方形凹槽的冲压框架的扁平多芯片封装件
CN203871321U (zh) 无刷直流电机集成驱动电路的封装结构
CN102738018A (zh) 一种基于框架载体开孔和锡球贴膜的aaqfn产品的二次塑封制作工艺
CN203589007U (zh) 一种基于框架的多器件smt扁平封装件
CN203882999U (zh) 胎压传感器电路的封装结构
CN103681578A (zh) 一种基于框架采用引脚优化技术的扁平封装件及其制作工艺
CN211265469U (zh) 一种高度集成且小尺寸的WiFi SiP模组
CN202150453U (zh) 一种双扁平无载体无引线内引脚交错型ic芯片封装件

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20160513

Address after: 201203 Shanghai Guo Shou Jing Road, Pudong New Area Zhangjiang hi tech Park No. 351

Patentee after: SHANGHAI M-MICROTECH ELECTRONICS CO.,LTD.

Address before: 710018 No. five, No. 105, Fengcheng economic and Technological Development Zone, Shaanxi, Xi'an

Patentee before: HUATIAN TECHNOLOGY (XI'AN) Co.,Ltd.

CX01 Expiry of patent term

Granted publication date: 20140312

CX01 Expiry of patent term