CN1930928A - 具有导电特性的部分蚀刻的电介质膜 - Google Patents

具有导电特性的部分蚀刻的电介质膜 Download PDF

Info

Publication number
CN1930928A
CN1930928A CNA2005800081012A CN200580008101A CN1930928A CN 1930928 A CN1930928 A CN 1930928A CN A2005800081012 A CNA2005800081012 A CN A2005800081012A CN 200580008101 A CN200580008101 A CN 200580008101A CN 1930928 A CN1930928 A CN 1930928A
Authority
CN
China
Prior art keywords
dielectric film
metal
conductive
array
dielectric
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2005800081012A
Other languages
English (en)
Chinese (zh)
Inventor
丹尼斯·M·布鲁纳
大卫·L·比斯特尔
麦克尔·S·格拉夫
丹尼尔·K·吕贝特
内森·P·库特尔
杨瑞
毛国平
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
3M Innovative Properties Co
Original Assignee
3M Innovative Properties Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 3M Innovative Properties Co filed Critical 3M Innovative Properties Co
Publication of CN1930928A publication Critical patent/CN1930928A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/20Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4007Surface contacts, e.g. bumps
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01Manufacture or treatment
    • H10W70/05Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/093Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01Manufacture or treatment
    • H10W70/05Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/095Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers of vias therein
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/688Flexible insulating substrates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03Conductive materials
    • H05K2201/0332Structure of the conductor
    • H05K2201/0364Conductor shape
    • H05K2201/0367Metallic bump or raised conductor not used as solder bump
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03Conductive materials
    • H05K2201/0332Structure of the conductor
    • H05K2201/0388Other aspects of conductors
    • H05K2201/0394Conductor crossing over a hole in the substrate or a gap between two separate substrate parts
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09009Substrate related
    • H05K2201/09036Recesses or grooves in insulating substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/095Conductive through-holes or vias
    • H05K2201/09563Metal filled via
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09818Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09827Tapered, e.g. tapered hole, via or groove
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/03Metal processing
    • H05K2203/0369Etching selective parts of a metal substrate through part of its thickness, e.g. using etch resist
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0011Working of insulating substrates or insulating layers
    • H05K3/0017Etching of the substrate by chemical or physical means
    • H05K3/002Etching of the substrate by chemical or physical means by liquid chemical etching
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/20Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251Materials

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Wire Bonding (AREA)
CNA2005800081012A 2004-01-29 2005-01-13 具有导电特性的部分蚀刻的电介质膜 Pending CN1930928A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US53995904P 2004-01-29 2004-01-29
US60/539,959 2004-01-29

Publications (1)

Publication Number Publication Date
CN1930928A true CN1930928A (zh) 2007-03-14

Family

ID=34826156

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA2005800081012A Pending CN1930928A (zh) 2004-01-29 2005-01-13 具有导电特性的部分蚀刻的电介质膜

Country Status (7)

Country Link
US (2) US7012017B2 (https=)
EP (1) EP1709848A1 (https=)
JP (1) JP2007520081A (https=)
KR (1) KR20060124730A (https=)
CN (1) CN1930928A (https=)
CA (1) CA2554750A1 (https=)
WO (1) WO2005074339A1 (https=)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4628154B2 (ja) * 2005-03-22 2011-02-09 三井金属鉱業株式会社 フレキシブルプリント配線基板、および半導体装置
US8553364B1 (en) 2005-09-09 2013-10-08 Magnecomp Corporation Low impedance, high bandwidth disk drive suspension circuit
US7829793B2 (en) * 2005-09-09 2010-11-09 Magnecomp Corporation Additive disk drive suspension manufacturing using tie layers for vias and product thereof
US7781679B1 (en) * 2005-09-09 2010-08-24 Magnecomp Corporation Disk drive suspension via formation using a tie layer and product
US8395866B1 (en) 2005-09-09 2013-03-12 Magnecomp Corporation Resilient flying lead and terminus for disk drive suspension
US8764664B2 (en) 2005-11-28 2014-07-01 Vizyontech Imaging, Inc. Methods and apparatus for conformable medical data acquisition pad and configurable imaging system
US20080044623A1 (en) * 2006-08-21 2008-02-21 John Caldwell Probe card for testing imaging devices, and methods of fabricating same
KR100752672B1 (ko) * 2006-09-06 2007-08-29 삼성전자주식회사 신뢰성 있는 범프 접속 구조를 갖는 인쇄 회로 기판 및 그제조방법, 및 이를 이용한 반도체 패키지
US7633035B2 (en) * 2006-10-05 2009-12-15 Mu-Gahat Holdings Inc. Reverse side film laser circuit etching
US20080083706A1 (en) * 2006-10-05 2008-04-10 Mu-Gahat Enterprises, Llc Reverse side film laser circuit etching
US7813082B2 (en) * 2007-01-26 2010-10-12 Hutchinson Technology Incorporated Head suspension flexure with inline lead portions positioned at a level between levels of first and second surfaces of the spring metal layer
US7835112B2 (en) 2007-02-12 2010-11-16 Hutchinson Technology Incorporated Integrated lead flexure with embedded traces
FR2914304B1 (fr) 2007-03-28 2012-11-16 Guerbet Sa Composes pour le diagnostic de maladies liees a l'expression de vcam.
US20080237882A1 (en) * 2007-03-30 2008-10-02 Islam Salama Annular via drilling (AVD) technology
US20090061251A1 (en) * 2007-08-27 2009-03-05 Mu-Gahat Enterprises, Llc Laser circuit etching by additive deposition
US20090061112A1 (en) * 2007-08-27 2009-03-05 Mu-Gahat Enterprises, Llc Laser circuit etching by subtractive deposition
JP5080687B2 (ja) 2009-04-07 2012-11-21 パナソニック株式会社 センサチップとこれを用いる測定器及び血液検査装置
KR20130143067A (ko) 2010-11-03 2013-12-30 쓰리엠 이노베이티브 프로퍼티즈 컴파니 가요성 led 디바이스 및 제조 방법
KR20130141559A (ko) 2010-11-03 2013-12-26 쓰리엠 이노베이티브 프로퍼티즈 컴파니 열 관리를 위한 가요성 led 디바이스 및 제조 방법
CA2719927C (en) 2010-11-05 2014-04-29 Ibm Canada Limited - Ibm Canada Limitee Laser ashing of polyimide for semiconductor manufacturing
JP2017509159A (ja) 2014-03-25 2017-03-30 スリーエム イノベイティブ プロパティズ カンパニー 同一平面導電性構造体を有するフレキシブル回路及びその製作方法
US10204737B2 (en) * 2014-06-11 2019-02-12 Avx Corporation Low noise capacitors
FR3030112B1 (fr) * 2014-12-12 2018-02-02 Stmicroelectronics (Crolles 2) Sas Assemblage d'une puce de circuits integres et d'une plaque
US20180084635A1 (en) * 2015-03-20 2018-03-22 3M Innovative Properties Company Multilayer substrate for a light emitting semi-conductor device package
KR102414392B1 (ko) 2016-06-23 2022-06-30 쓰리엠 이노베이티브 프로퍼티즈 컴파니 열전 테이프
WO2017222862A1 (en) 2016-06-23 2017-12-28 3M Innovative Properties Company Flexible thermoelectric module
KR102047736B1 (ko) 2016-06-23 2019-11-25 쓰리엠 이노베이티브 프로퍼티즈 컴파니 가요성 열전 모듈
EP3478777B1 (en) * 2017-09-11 2020-11-18 FUJIFILM Electronic Materials U.S.A., Inc. Dielectric film forming composition
US11018024B2 (en) * 2018-08-02 2021-05-25 Nxp Usa, Inc. Method of fabricating embedded traces
KR102882272B1 (ko) * 2022-04-29 2025-11-06 주식회사 아모그린텍 세라믹 기판 제조방법

Family Cites Families (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5134460A (en) * 1986-08-11 1992-07-28 International Business Machines Corporation Aluminum bump, reworkable bump, and titanium nitride structure for tab bonding
US5248446A (en) * 1988-08-26 1993-09-28 Idemitsu Kosan Co., Ltd. Liquid-crystalline copolymer
EP0388312A3 (en) 1989-03-17 1991-04-24 Furukawa Denki Kogyo Kabushiki Kaisha Chip carrier with improved flexing characteristic
US5208066A (en) * 1989-03-18 1993-05-04 Hitachi, Ltd. Process of forming a patterned polyimide film and articles including such a film
JP3245437B2 (ja) 1991-04-05 2002-01-15 株式会社クラレ 積層体の製造方法
US5227008A (en) * 1992-01-23 1993-07-13 Minnesota Mining And Manufacturing Company Method for making flexible circuits
US5401913A (en) * 1993-06-08 1995-03-28 Minnesota Mining And Manufacturing Company Electrical interconnections between adjacent circuit board layers of a multi-layer circuit board
JP2939477B2 (ja) 1994-08-16 1999-08-25 エイチエヌエイ・ホールディングス・インコーポレーテッド 液晶重合体−金属積層品および該積層品の製造法
US5747358A (en) * 1996-05-29 1998-05-05 W. L. Gore & Associates, Inc. Method of forming raised metallic contacts on electrical circuits
US6085414A (en) * 1996-08-15 2000-07-11 Packard Hughes Interconnect Company Method of making a flexible circuit with raised features protruding from two surfaces and products therefrom
JPH1064956A (ja) * 1996-08-20 1998-03-06 Fujitsu Ltd フェースダウンボンディング半導体装置
US6882030B2 (en) * 1996-10-29 2005-04-19 Tru-Si Technologies, Inc. Integrated circuit structures with a conductor formed in a through hole in a semiconductor substrate and protruding from a surface of the substrate
EP0902048B1 (en) * 1997-09-11 2005-11-23 E.I. Du Pont De Nemours And Company High dielectric constant flexible polyimide film and process of preparation
US6313402B1 (en) * 1997-10-29 2001-11-06 Packard Hughes Interconnect Company Stress relief bend useful in an integrated circuit redistribution patch
JP3080047B2 (ja) * 1997-11-07 2000-08-21 日本電気株式会社 バンプ構造体及びバンプ構造体形成方法
US6222136B1 (en) * 1997-11-12 2001-04-24 International Business Machines Corporation Printed circuit board with continuous connective bumps
US6077560A (en) * 1997-12-29 2000-06-20 3M Innovative Properties Company Method for continuous and maskless patterning of structured substrates
JP2000106482A (ja) * 1998-07-29 2000-04-11 Sony Chem Corp フレキシブル基板製造方法
JP3502776B2 (ja) 1998-11-26 2004-03-02 新光電気工業株式会社 バンプ付き金属箔及び回路基板及びこれを用いた半導体装置
US6537854B1 (en) * 1999-05-24 2003-03-25 Industrial Technology Research Institute Method for bonding IC chips having multi-layered bumps with corrugated surfaces and devices formed
US6322903B1 (en) * 1999-12-06 2001-11-27 Tru-Si Technologies, Inc. Package of integrated circuits and vertical integration
US7087181B2 (en) 2000-01-31 2006-08-08 Diagnoswiss S.A. Method for fabricating micro-structures with various surface properties in multi-layer body by plasma etching
US6555908B1 (en) * 2000-02-10 2003-04-29 Epic Technologies, Inc. Compliant, solderable input/output bump structures
WO2002003767A1 (en) 2000-06-29 2002-01-10 3M Innovative Properties Company Multi-metal layer circuit
US6403211B1 (en) * 2000-07-18 2002-06-11 3M Innovative Properties Company Liquid crystal polymer for flexible circuits
US6923919B2 (en) * 2000-07-18 2005-08-02 3M Innovative Properties Company Liquid crystal polymers for flexible circuits
US7348045B2 (en) * 2002-09-05 2008-03-25 3M Innovative Properties Company Controlled depth etched dielectric film
US6696163B2 (en) * 2000-07-18 2004-02-24 3M Innovative Properties Company Liquid crystal polymers for flexible circuits
US6391932B1 (en) * 2000-08-08 2002-05-21 Shipley Company, L.L.C. Porous materials
US6375062B1 (en) * 2000-11-06 2002-04-23 Delphi Technologies, Inc. Surface bumping method and structure formed thereby
KR100878863B1 (ko) * 2001-02-21 2009-01-15 가부시키가이샤 가네카 배선기판 및 그 제조 방법, 및 그 배선기판에 사용되는폴리이미드 필름 및 그 제조 방법에 사용되는 에칭액
US6498381B2 (en) * 2001-02-22 2002-12-24 Tru-Si Technologies, Inc. Semiconductor structures having multiple conductive layers in an opening, and methods for fabricating same
US6611046B2 (en) 2001-06-05 2003-08-26 3M Innovative Properties Company Flexible polyimide circuits having predetermined via angles
US7202556B2 (en) * 2001-12-20 2007-04-10 Micron Technology, Inc. Semiconductor package having substrate with multi-layer metal bumps
US7267883B2 (en) * 2002-09-25 2007-09-11 Kaneka Corporation Polyimide film and laminate having metal layer and same

Also Published As

Publication number Publication date
KR20060124730A (ko) 2006-12-05
US20060118830A1 (en) 2006-06-08
US7012017B2 (en) 2006-03-14
WO2005074339A1 (en) 2005-08-11
US20050167829A1 (en) 2005-08-04
CA2554750A1 (en) 2005-08-11
EP1709848A1 (en) 2006-10-11
JP2007520081A (ja) 2007-07-19

Similar Documents

Publication Publication Date Title
CN1930928A (zh) 具有导电特性的部分蚀刻的电介质膜
TWI452641B (zh) Semiconductor wafer packaging method, semiconductor wafer connection method and three-dimensional structure of the system method
US8272126B2 (en) Method of producing circuit board
EP2469990B1 (en) Method of producing ciruit board by additive method.
CN1149649C (zh) 半导体元件安装用中继基板的制造方法
US9082825B2 (en) Manufacturing method for semiconductor package, semiconductor package, and semiconductor device
US20090120660A1 (en) Electrical member and method of manufacturing a printed circuit board using the same
CN1185913C (zh) 带有凸块的布线电路板及其制造方法
JP3619421B2 (ja) 多層配線基板の製造方法
CN1585594A (zh) 双面布线电路板及其制造过程
WO1995031886A1 (en) Multilayer printed wiring board and its manufacture, and transferring plate and its manufacture
CN1620224A (zh) 安装电子元件的印刷线路板、其制作方法和半导体设备
TWI471073B (zh) 線路基板及其製作方法
CN102196673B (zh) 线路结构的制作方法
US8171626B1 (en) Method for forming embedded circuit
CN108135091A (zh) 线路板的制作方法及线路板
JP2017011147A (ja) 配線板および配線板の製造方法
MXPA06008564A (es) Pelicula dielectrica parcialmente grabada quimicamente con caracteristicas conductoras
JP2003046019A (ja) 多層プリント配線板および多層プリント配線板の製造方法
KR20110043898A (ko) 극미세 회로를 갖는 인쇄회로기판 제조 방법
JP2020088012A (ja) 配線シート及びその製造方法
KR20100068185A (ko) 플렉서블 프린트 배선 기판용 적층체 및 플렉서블 프린트 배선 기판, 그리고 이들의 제조 방법
JP2019095719A (ja) 配線基板の製造方法、半導体装置の製造方法
JP3896611B2 (ja) 検査電極を有する配線回路基板及びその形成方法
KR101044157B1 (ko) 인쇄회로기판의 제조방법

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication