CN1702879A - 薄膜晶体管衬底和其制造方法 - Google Patents

薄膜晶体管衬底和其制造方法 Download PDF

Info

Publication number
CN1702879A
CN1702879A CNA2005100738168A CN200510073816A CN1702879A CN 1702879 A CN1702879 A CN 1702879A CN A2005100738168 A CNA2005100738168 A CN A2005100738168A CN 200510073816 A CN200510073816 A CN 200510073816A CN 1702879 A CN1702879 A CN 1702879A
Authority
CN
China
Prior art keywords
active area
source
drain regions
thin film
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA2005100738168A
Other languages
English (en)
Other versions
CN100426527C (zh
Inventor
尹汉熙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Display Co Ltd
Original Assignee
Samsung SDI Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung SDI Co Ltd filed Critical Samsung SDI Co Ltd
Publication of CN1702879A publication Critical patent/CN1702879A/zh
Application granted granted Critical
Publication of CN100426527C publication Critical patent/CN100426527C/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M1/00Substation equipment, e.g. for use by subscribers
    • H04M1/02Constructional features of telephone sets
    • H04M1/0202Portable telephone sets, e.g. cordless phones, mobile phones or bar type handsets
    • H04M1/0206Portable telephones comprising a plurality of mechanically joined movable body parts, e.g. hinged housings
    • H04M1/0208Portable telephones comprising a plurality of mechanically joined movable body parts, e.g. hinged housings characterized by the relative motions of the body parts
    • H04M1/0214Foldable telephones, i.e. with body parts pivoting to an open position around an axis parallel to the plane they define in closed position
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M1/00Substation equipment, e.g. for use by subscribers
    • H04M1/02Constructional features of telephone sets
    • H04M1/0202Portable telephone sets, e.g. cordless phones, mobile phones or bar type handsets
    • H04M1/0206Portable telephones comprising a plurality of mechanically joined movable body parts, e.g. hinged housings
    • H04M1/0208Portable telephones comprising a plurality of mechanically joined movable body parts, e.g. hinged housings characterized by the relative motions of the body parts
    • H04M1/0225Rotatable telephones, i.e. the body parts pivoting to an open position around an axis perpendicular to the plane they define in closed position
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/127Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H01L27/1274Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Signal Processing (AREA)
  • Thin Film Transistor (AREA)
  • Electroluminescent Light Sources (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

本发明提供了一种TFT衬底及其制造方法。该TFT衬底包括多个TFT,每个TFT都具有栅极、源极和漏极。该多个TFT可以通过在衬底上形成的第一有源区和第二有源区而形成,每个有源区具有相应于源极的源极区和相应于漏极的漏极区。偏移区可以形成于第一和第二有源区之间。单一的接触孔可以到达偏移区和第一和第二有源区相邻的源极/漏极区。

Description

薄膜晶体管衬底和其制造方法
技术领域
本发明一般涉及一种薄膜晶体管(TFT)衬底和其制造方法,且更具体地本发明涉及一种用于有机发光二极管(OLED)显示器的TFT衬底,还涉及制造这样的TFT衬底的方法。
背景技术
有机发光二极管(OLED)显示器被认为是一种先进的显示器,因为其相应快,能耗低和视角宽。这样的OLED显示器被期望是将取代阴极射线管(CRT)显示器的下一代显示器。
OLED显示器电激发被夹在一对电极之间的有机元件,且通过电压编程或电流编程N×M数目的有机发光像素产生视觉图像。
驱动有机发光像素的方法包括无源矩阵方法和有源矩阵方法,有源矩阵方法使用TFT。在无源矩阵方法中,阳极电极和阴极电极彼此交叉形成,且选择线路以驱动有机发光像素。但是,在有源矩阵方法中,TFT和电容器耦合于每个像素电极,且依据由与TFT耦合的电容器的电容所维持的电压,来驱动发光像素。
用于有源矩阵方法的典型的OLED显示器包括显示面板、数据驱动器和扫描驱动器。
显示面板包括多条在行方向上延伸的数据线、多条在列方向上延伸的扫描线和多个像素电路。多条数据线将图像的数据信号传输至像素电路,而多条扫描线将选择信号传输至像素电路。典型地,像素电路包括开关晶体管、驱动晶体管、电容器和OLED,以及形成于数据线和扫描线彼此交叉的像素区域。
响应来自扫描线的选择信号,开关晶体管将从数据线接收的数据电压传输至驱动晶体管。驱动晶体管利用施加于其栅极的数据电压和施加于其源极的源极电压来决定驱动电流,且将决定的驱动电流施加于OLED。电容器将驱动晶体管的栅极-源极电压保持一段预定的时间,且OLED相应于通过驱动晶体管的电流发光。
扫描驱动器依次对扫描线施加选择信号,且数据驱动器依次对多个数据线施加相应于图像信号的数据电压。
面板上系统(system-on-panel,SOP)方案的OLED显示器正在被严肃认真地研究,其中显示面板、扫描驱动器和数据驱动器被一体形成为单一面板。
在SOP方案的OLED显示器中,在同一面板上不仅形成像素电路,还形成外围电路(诸如数据驱动器和/或扫描驱动器)。因此,像素电路和外围电路的TFT形成于该面板上,且形成有TFT的面板被称为TFT衬底。
图1是传统TFT衬底的垂直横截面图,且图示了形成以提供CMOS结构的NMOS晶体管和PMOS晶体管。
传统上,当在硅衬底上形成NMOS晶体管和PMOS晶体管时,首先构图NMOS晶体管的源极/漏极区513a’和PMOS晶体管的源极/漏极区513b’,然后形成接触孔519a和519b。即,通过栅极绝缘层514和层间绝缘层518分隔开NMOS和PMOS的元件,且在源极/漏极区513a’和513b’上分别形成接触孔519a和519b。在这样的CMOS结构中,接触孔519a和519b形成于每个源极/漏极区513a’和513b’,在布局设计中占据过多的空间,因此导致集成度的恶化。
发明内容
本发明提供了一种具有形成于邻近的TFT的相邻的源极/漏极区之间的共同接触孔。共同接触孔的使用减少在TFT衬底中的接触孔的数目。
另外,本发明还提供了一种TFT衬底且降低了制造成本。本发明还提供了一种制造共同接触孔和具有偏移间隙的TFT衬底的方法,该偏移间隙在TFT的形成期间形成于TFT相邻的有源区之间。偏移间隙防止TFT衬底出故障。
依据本发明实施例的示范性TFT衬底包括多个邻近的晶体管,每个晶体管都具有栅极、源极和漏极。TFT衬底包括:衬底;第一和第二有源区,形成于衬底上,且分别地具有相应于源极电极的源极区和相应于漏极电极的漏极区。偏移区可以形成于第一和第二有源区之间。单一的接触孔可以到达偏移区和邻近TFT相邻的源极/漏极区。
本发明的另一示范性TFT衬底包括多个TFT,每个TFT都具有栅极、源极和漏极。TFT衬底包括衬底、第一和第二有源区、偏移区、栅极绝缘层、第一和第二栅极材料和单一接触孔。第一有源区可以通过对在衬底上的多晶硅层掺杂第一杂质形成以包括相应于源极或漏极的源极/漏极区。第二有源区可以通过对在衬底上的多晶硅层掺杂第二杂质形成以包括相应于源极或漏极的源极/漏极区。偏移区可以形成于第一和第二有源区之间。栅极绝缘层可以形成于第一和第二有源区上。第一和第二栅极材料分别形成于栅极绝缘层上于第一和第二有源区中。单一接触孔形成于偏移区和第一和第二有源区相邻的源极/漏极区以使连接第一和第二有源区的源极/漏极区。
制造TFT衬底的示范性方法包括:在衬底上形成第一和第二有源区,它们都具有相应于源极或漏极的源极/漏极区;用不同类型的杂质掺杂第一和第二有源区的源极/漏极区;在第一和第二有源区相邻的源极/漏极区之间形成偏移区;在偏移区和第一和第二有源区相邻的源极/漏极区形成单一接触孔;和通过单一接触孔连接第一和第二有源区相邻的源极/漏极区。
在又一实施例中,源极/漏极区的掺杂包括:在第一和第二有源区中形成栅极绝缘层;从栅极绝缘层之上对第一和第二有源区掺杂不同的高浓度的杂质;和对第一和第二有源区的源极/漏极区掺杂不同的低浓度的杂质以形成轻掺杂漏极区。
依据本发明的实施例的示范性平板显示器包括:显示面板;扫描驱动器,用于将选择信号施加于显示面板;数据驱动器,用于将数据信号施加于显示面板。显示面板、扫描驱动器和数据驱动器中至少一个包括:衬底;第一和第二有源区,形成于衬底上且分别具有相应于源极电极的源极区和相应于漏极电极的漏极区;偏移区,形成于第一和第二有源区之间;单一的接触孔,到达偏移区和第一和第二有源区相邻的源极/漏极区。
附图说明
附图提供了对本发明进一步的理解,其被引入并构成本说明书的一部分,它图示了本发明的实施例,并且与描述部分一起用于说明本发明的原理。
图1是传统的TFT衬底的垂直横截面图;
图2是本发明的实施例的TFT衬底的垂直横截面图;
图3A、图3B、图3C、图3D、图3E、图3F、图3G、图3H、图3I、图3J和图3K是图示制造根据本发明的TFT衬底的工艺的示意图。
具体实施方式
下文,将参考附图详细描述根据本发明实施例的发光显示器的TFT衬底和其制造方法。图2是本发明实施例的发光显示器的TFT衬底的垂直横截面图。依据本发明的实施例的发光显示器的TFT衬底包括多个TFT,每个TFT都具有栅极、源极和漏极。更详细说,这样的TFT衬底包括在衬底(未示出)上沉积作为缓冲层的二氧化硅层611。第一有源区和第二有源区形成于二氧化硅层611上。每个都具有相应于栅极电极的栅极区、相应于源极电极的源极区和相应于漏极电极的漏极区。在一实施例中,第一TFT的漏极区可以邻接第二相邻的TFT的源极区。接触孔610可以共同地形成于第一和第二有源区相邻的源极/漏极区上。导电材料619可以填充接触孔610。偏移区(offsetregion)617可以形成于第一有源区和第二有源区相邻的源极/漏极区。接触孔610到达偏移区617和上述相邻的源极/漏极区。这里,第一有源区和第二有源区可以具有CMOS结构,其中一个有源区是PMOS区,而另一个是NMOS区。
在由符号A指示的区域中,偏移区617的长度优选为至少0.5μm以防止掺杂区的扩散。偏移区617是通过脱氢和结晶从非晶硅层形成的多晶硅层。这样的偏移区617可以在用N和P型杂质掺杂多晶硅层时通过用掩模被遮蔽形成。
参考标记613a和613a’分别指示NMOS区中多晶硅层的未掺杂区和掺杂区。但是,注意区域613a也可以被掺杂。参考标记613b和613b’分别指示PMOS区中多晶硅层的未掺杂区和掺杂区。但是,注意区域613b也可以被掺杂。
区613a可以耦合到源极电极,区613a’可以耦合到漏极电极。每个区都可以掺杂不同的杂质。
另外,区域613a和613b是沟道区,且取决于期望的实施例,它们可以用杂质掺杂或不掺杂。
参考标记614指示形成于第一有源区上和第二有源区中的栅极绝缘层。
下文参考根据本发明实施例的制造发光显示器的TFT的方法,详细描述图2所示的TFT。
图3A至3K图示一种这样的方法。可以理解以下的方法步骤可以用任何适当的次序执行。
开始,在硅衬底或玻璃衬底上可以沉积二氧化硅层611作为缓冲层,如图3A所示。随后,可以通过等离子体增强化学气相沉积(PECVD)沉积氢化非晶硅(a-Si:H)层,如图3B所示。
氢化非晶硅层可以被脱氢,如图3C所示,且通过准分子激光退火(ELA)结晶,如图3D所示。
更具体地,通过用在低于400℃的低温下的PECVD在衬底上沉积非晶硅(a-Si)薄膜612,可以在硅衬底上沉积的二氧化硅层611上形成多晶硅TFT。薄膜612可以在其结晶之前进行脱氢,因为通过PECVD沉积a-Si薄膜612时它聚积了大量的氢(H)(约10%)。为了将脱氢的a-Si薄膜612’结晶为多晶硅膜613,对其辐射准分子激光束。
可以通过使用第一掩模构图结晶的多晶硅膜613,且然后通过干法蚀刻以形成有源区613’。可以通过PECVD在二氧化硅层611的整个表面沉积SiO2以形成栅极绝缘层614(图3E)。即,可以通过光刻和蚀刻形成多晶硅膜613作为有源区。
可以利用以下或等同的工艺将每个有源区分为NMOS和PMOS有源区。通过光刻方法在PMOS有源区中形成光致抗蚀剂615作为第二掩模(图3F),且在NMOS有源区中通过栅极绝缘层614注入高浓度的杂质。即从NMOS有源区的绝缘层614之上可以掺杂N+杂质。
随后,在NMOS区中形成栅极电极615a(例如,由金属构成)且在PMOS区中形成栅极电极615b。N杂质可以被注入NMOS有源区的源极/漏极区(图3H)。参考标记613a’指示用低浓度N-杂质注入的多晶硅层的区域,而参考标记613a指示在栅极615下未用低浓度N-杂质掺杂的区域。以该方式,可以注入高浓度N+杂质和低浓度N-杂质以形成轻掺杂漏极(LDD)。
另一方面,可以通过以上文与NMOS有源区相关的相同的方式掺杂/注入P+和P-杂质形成PMOS有源区。这里,参考标记616a指示光致抗蚀剂的掩模。
随后,可以执行ELA或炉中热处理用于激活以使在相邻的源极/漏极区之间形成偏移区617(图3I)。即,由于考虑到掺杂区的扩散,设计光致抗蚀剂掩模以在P掺杂区和N掺杂区中提供约0.5μm的偏移,所以可以形成偏移区617。
可以在全部暴露的表面上沉积层间层618作为绝缘层,且通过光刻和蚀刻在NMOS和PMOS有源区的源极/漏极区中形成接触孔(图3J)。优选地,在NMOS和PMOS有源区的相邻区域中共同形成一个接触孔。这耦合了NMOS和PMOS有源区相邻的源极/漏极区,可以减少接触的数目。
随后,导电材料619填充形成于NMOS和PMOS有源区的源极/漏极区上形成的接触孔(图3K)。这里,可以填充Mo/AlNd/Mo作为接触孔中的导电材料619。
最后可以通过平坦化去除溢出接触孔的部分导电材料,且随后可以通过本领域普通技术人员所熟知的传统制造方法完成TFT衬底。
如上所述,依据本发明的实施例,考虑到掺杂区的扩散,可以在面板上形成TFT期间,在相邻的TFT的有源区之间形成约0.5μm的偏移间隙。
下文,将详细描述本发明的实施例的平板显示器。
依据本发明实施例的示范性平板显示器包括:显示面板;扫描驱动器,用于将选择信号施加于显示面板;数据驱动器,用于将数据信号施加于显示面板。依据本发明的实施例的平板显示器优选为一种OLED显示器,但是本发明不限于一种具体类型的平板显示器。
依据本发明实施例的显示面板、扫描驱动器和数据驱动器中每一个都可以利用如上所述的根据本发明实施例的TFT衬底制造。
虽然参考目前被认为是最实际和示范性的实施例描述了本发明,然而应当理解,本发明不限于公开的实施例,而相反意于涵盖在权利要求书的精神和范围内所包括的各种修改和等同设计。

Claims (18)

1.一种薄膜晶体管衬底,包括多个薄膜晶体管,每个晶体管具有栅极、源极和漏极,所述薄膜晶体管衬底包括:
衬底;
第一有源区和第二有源区,形成于所述衬底上且分别具有源极/漏极区;
偏移区,形成于所述第一有源区和第二有源区之间;
接触孔,暴露所述偏移区和所述第一有源区和第二有源区相邻的源极/漏极区。
2.如权利要求1的所述薄膜晶体管衬底,其中所述偏移区形成于所述第一有源区和所述第二有源区相邻的源极/漏极区之间。
3.如权利要求1的所述薄膜晶体管衬底,其中所述偏移区具有至少0.5μm长度的尺寸。
4.如权利要求1的所述薄膜晶体管衬底,其中所述偏移区是由在脱氢后结晶的非晶硅层组成的多晶硅层。
5.一种薄膜晶体管衬底,包括多个薄膜晶体管,每个晶体管具有栅极、源极和漏极,所述薄膜晶体管衬底包括:
衬底;
第一有源区,其通过对所述衬底上的多晶硅层掺杂第一杂质形成以包括有源极/漏极区;
第二有源区,其通过对所述衬底上的多晶硅层掺杂第二杂质形成以包括有源极/漏极区;
偏移区,形成于所述第一有源区和第二有源区之间;
栅极绝缘层,形成于所述第一有源区和第二有源区上;
第一栅极电极和第二栅极电极,分别形成于所述栅极绝缘层上,于所述第一有源区和第二有源区上方;
单一接触孔,暴露所述偏移区和所述第一有源区和第二有源区相邻的源极/漏极区。
6.如权利要求5的所述薄膜晶体管衬底,其中所述偏移区形成于所述第一有源区和所述第二有源区相邻的源极/漏极区之间。
7.如权利要求5的所述薄膜晶体管衬底,其中所述第一杂质和第二杂质之一是P型杂质而另一是N型杂质。
8.如权利要求5的所述薄膜晶体管衬底,其中所述源极/漏极区包含轻掺杂漏极区。
9.如权利要求5的所述薄膜晶体管衬底,其中所述多晶硅层包含在脱氢后通过准分子激光退火结晶的非晶硅层。
10.一种制造薄膜晶体管衬底的方法,包括:
在衬底上形成第一有源区和第二有源区,所述第一有源区和第二有源区每个都包括源极/漏极区;
用不同类型的杂质掺杂所述第一有源区和第二有源区的所述源极/漏极区;
在所述第一有源区和第二有源区相邻的源极/漏极区之间形成偏移区;
形成单一接触孔,所述单一接触孔暴露所述偏移区和所述第一有源区和第二有源区相邻的所述源极/漏极区;和
通过所述单一接触孔耦合所述第一有源区和第二有源区相邻的源极/漏极区。
11.如权利要求10的所述方法,其中所述第一有源区和第二有源区之一是PMOS区而另一个是NMOS区。
12.如权利要求10的所述方法,其中所述源极/漏极区的掺杂包括:
在所述第一有源区和第二有源区上形成栅极绝缘层;
对所述第一有源区和第二有源区掺杂不同的高浓度的杂质;和
对所述第一有源区和第二有源区掺杂不同的低浓度的杂质以形成轻掺杂漏极区。
13.如权利要求10的所述方法,其中所述偏移区的形成包括在所述源极/漏极区的掺杂期间掩蔽所述偏移区。
14.如权利要求10的所述方法,其中所述偏移区具有至少约0.5μm的长度。
15.如权利要求10的所述方法,其中导电材料填充所述接触孔以耦合所述相邻的源极/漏极区。
16.一种平板显示器包括:显示面板;扫描驱动器,用于施加选择信号于所述显示面板;数据驱动器,用于施加数据信号于所述显示面板,其中所述显示面板、扫描驱动器和数据驱动器中至少一个包括:
衬底;
第一有源区和第二有源区,形成于所述衬底上,且所述第一有源区和第二有源区的每个都具有源极/漏极区;
偏移区,形成于所述第一有源区和第二有源区之间;和
接触孔,暴露所述偏移区和所述第一有源区和第二有源区相邻的源极/漏极区。
17.如权利要求16的所述平板显示器,其中所述偏移区形成于所述第一有源区和所述第二有源区相邻的源极/漏极区之间。
18.如权利要求16的所述平板显示器,其中所述第一和第二有源区之一是PMOS区而另一个是NMOS区。
CNB2005100738168A 2004-05-24 2005-05-24 薄膜晶体管衬底和其制造方法 Active CN100426527C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020040036841A KR100599595B1 (ko) 2004-05-24 2004-05-24 발광표시 장치용 반도체 소자 및 그 제조 방법
KR36841/04 2004-05-24

Publications (2)

Publication Number Publication Date
CN1702879A true CN1702879A (zh) 2005-11-30
CN100426527C CN100426527C (zh) 2008-10-15

Family

ID=35374395

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005100738168A Active CN100426527C (zh) 2004-05-24 2005-05-24 薄膜晶体管衬底和其制造方法

Country Status (4)

Country Link
US (1) US7326959B2 (zh)
JP (1) JP2005340822A (zh)
KR (1) KR100599595B1 (zh)
CN (1) CN100426527C (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102456743A (zh) * 2010-10-22 2012-05-16 三星移动显示器株式会社 薄膜晶体管及其制造方法
CN104617108A (zh) * 2015-01-27 2015-05-13 深圳市华星光电技术有限公司 低温多晶硅tft基板结构
CN112420743A (zh) * 2020-11-06 2021-02-26 深圳市华星光电半导体显示技术有限公司 显示面板和显示面板的制作方法

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101309174B1 (ko) * 2006-11-15 2013-09-23 삼성디스플레이 주식회사 표시 장치와 그 제조 방법
KR20080099463A (ko) * 2007-05-09 2008-11-13 주식회사 하이닉스반도체 반도체 소자, 비휘발성 메모리 소자 및 그 제조방법
KR101015847B1 (ko) * 2008-01-18 2011-02-23 삼성모바일디스플레이주식회사 박막트랜지스터와 그 제조방법 및 이를 구비한유기전계발광표시장치
US20120104402A1 (en) * 2010-11-03 2012-05-03 Pei-Hua Chen Architecture of analog buffer circuit
TWI422039B (zh) * 2011-05-11 2014-01-01 Au Optronics Corp 薄膜電晶體元件及其製作方法
KR101915754B1 (ko) 2012-05-08 2018-11-07 삼성디스플레이 주식회사 박막 트랜지스터 기판 및 표시 장치
KR101938760B1 (ko) 2012-07-26 2019-01-16 삼성디스플레이 주식회사 유기 발광 표시 장치 및 그 제조 방법
DE112016000170T5 (de) 2015-06-17 2017-08-03 Fuji Electric Co., Ltd. Halbleitervorrichtung und Verfahren zur Hestellung einer Halbleitervorrichtung
CN105547191B (zh) * 2015-12-15 2018-03-27 宁波频泰光电科技有限公司 一种彩色3d测量系统
KR102666532B1 (ko) 2018-09-27 2024-05-14 삼성디스플레이 주식회사 표시 장치 및 그 제조 방법

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0626244B2 (ja) 1985-03-04 1994-04-06 日本電気株式会社 半導体装置
JPH04359562A (ja) 1991-06-06 1992-12-11 Casio Comput Co Ltd 薄膜トランジスタおよびその製造方法
US6979840B1 (en) * 1991-09-25 2005-12-27 Semiconductor Energy Laboratory Co., Ltd. Thin film transistors having anodized metal film between the gate wiring and drain wiring
JP2975973B2 (ja) * 1993-08-10 1999-11-10 株式会社半導体エネルギー研究所 半導体装置およびその作製方法
JP3362467B2 (ja) 1993-08-12 2003-01-07 セイコーエプソン株式会社 薄膜半導体装置の製造方法
JPH07288287A (ja) * 1994-04-18 1995-10-31 Sony Corp Tft負荷型sram
US5789762A (en) * 1994-09-14 1998-08-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor active matrix circuit
JP2647020B2 (ja) 1994-09-27 1997-08-27 セイコーエプソン株式会社 相補型薄膜トランジスタ及びその製造方法
JP3525316B2 (ja) * 1996-11-12 2004-05-10 株式会社半導体エネルギー研究所 アクティブマトリクス型表示装置
JP2924832B2 (ja) * 1996-11-28 1999-07-26 日本電気株式会社 半導体装置の製造方法
US6013930A (en) * 1997-09-24 2000-01-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having laminated source and drain regions and method for producing the same
JP3693915B2 (ja) 1997-11-21 2005-09-14 ビーティージー インターナショナル,インク. プログラマブル不揮発性複数ビットメモリセルを有する記憶装置およびそのセルの記憶状態を分界する装置と方法
JPH11204657A (ja) 1998-01-19 1999-07-30 Sony Corp Cmos集積回路
JP4236992B2 (ja) * 2002-06-24 2009-03-11 富士通マイクロエレクトロニクス株式会社 半導体装置の製造方法
KR100450683B1 (ko) * 2002-09-04 2004-10-01 삼성전자주식회사 Soi 기판에 형성되는 에스램 디바이스
KR20050028101A (ko) * 2003-09-17 2005-03-22 주식회사 하이닉스반도체 인버터 및 그 제조방법

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102456743A (zh) * 2010-10-22 2012-05-16 三星移动显示器株式会社 薄膜晶体管及其制造方法
CN102456743B (zh) * 2010-10-22 2015-09-16 三星显示有限公司 薄膜晶体管及其制造方法
CN104617108A (zh) * 2015-01-27 2015-05-13 深圳市华星光电技术有限公司 低温多晶硅tft基板结构
CN104617108B (zh) * 2015-01-27 2017-06-27 深圳市华星光电技术有限公司 低温多晶硅tft基板结构
CN112420743A (zh) * 2020-11-06 2021-02-26 深圳市华星光电半导体显示技术有限公司 显示面板和显示面板的制作方法

Also Published As

Publication number Publication date
KR20050111911A (ko) 2005-11-29
KR100599595B1 (ko) 2006-07-13
US20050258486A1 (en) 2005-11-24
US7326959B2 (en) 2008-02-05
CN100426527C (zh) 2008-10-15
JP2005340822A (ja) 2005-12-08

Similar Documents

Publication Publication Date Title
CN100426527C (zh) 薄膜晶体管衬底和其制造方法
CN1215568C (zh) 平板显示器及其制造方法
CN1146057C (zh) 有源矩阵显示装置
US7202096B2 (en) Control TFT for OLED display
CN1678952A (zh) 包括薄膜电路元件的电子器件的制造
CN101043047A (zh) 显示装置及其制造方法
CN1157448A (zh) 有源矩阵显示器件
US7816687B2 (en) Driving transistor and organic light emitting diode display having the same
US8097883B2 (en) Thin film transistors in pixel and driver portions characterized by surface roughness
US20080088543A1 (en) Display, Array Substrate, and Display Manufacturing Method
CN1501336A (zh) 平板显示器及其制造方法
CN1523679A (zh) 薄膜晶体管衬底及其制造方法
CN1215567C (zh) 平板显示器及其制造方法
JP3748827B2 (ja) 有機el表示装置製造方法
CN1581514A (zh) 栅体短路的薄膜晶体管、其制造方法及相关显示器
CN1652349A (zh) 薄膜晶体管、其制造方法和使用薄膜晶体管的平板显示器
US20060270097A1 (en) Organic light emitting display and method of fabricating the same
JP2000172199A (ja) エレクトロルミネッセンス表示装置
CN100369266C (zh) 控制薄膜晶体管及其制造方法与含其的电致发光显示装置
CN1893116A (zh) 薄膜晶体管板及其制造方法
JP4364739B2 (ja) 半導体装置およびその製造方法
KR101483629B1 (ko) 박막 트랜지스터 및 그 제조방법
JP2004200648A (ja) Ldd/オフセット構造を具備している薄膜トランジスター
CN1794889A (zh) 低温多晶硅薄膜晶体管显示面板及其制造方法
US7524728B2 (en) Thin film transistor manufacturing method and organic electroluminescent display device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20090109

Address after: Gyeonggi Do, South Korea

Patentee after: Samsung Mobile Display Co., Ltd.

Address before: Gyeonggi Do, South Korea

Patentee before: Samsung SDI Co., Ltd.

ASS Succession or assignment of patent right

Owner name: SAMSUNG MOBILE DISPLAY CO., LTD.

Free format text: FORMER OWNER: SAMSUNG SDI CO., LTD.

Effective date: 20090109

ASS Succession or assignment of patent right

Owner name: SAMSUNG DISPLAY CO., LTD.

Free format text: FORMER OWNER: SAMSUNG MOBILE DISPLAY CO., LTD.

Effective date: 20121023

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20121023

Address after: Gyeonggi Do, South Korea

Patentee after: Samsung Display Co., Ltd.

Address before: Gyeonggi Do, South Korea

Patentee before: Samsung Mobile Display Co., Ltd.