CN1612357A - 半导体装置与其制造方法 - Google Patents
半导体装置与其制造方法 Download PDFInfo
- Publication number
- CN1612357A CN1612357A CNA2004100868434A CN200410086843A CN1612357A CN 1612357 A CN1612357 A CN 1612357A CN A2004100868434 A CNA2004100868434 A CN A2004100868434A CN 200410086843 A CN200410086843 A CN 200410086843A CN 1612357 A CN1612357 A CN 1612357A
- Authority
- CN
- China
- Prior art keywords
- epitaxial loayer
- groove
- mentioned
- layer
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 31
- 238000000034 method Methods 0.000 title claims description 32
- 239000000758 substrate Substances 0.000 claims abstract description 43
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 31
- 239000010703 silicon Substances 0.000 claims abstract description 31
- 239000011810 insulating material Substances 0.000 claims abstract description 11
- 239000000463 material Substances 0.000 claims description 19
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 18
- 238000000137 annealing Methods 0.000 claims description 17
- 238000004519 manufacturing process Methods 0.000 claims description 17
- 229910052732 germanium Inorganic materials 0.000 claims description 5
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 5
- 238000000151 deposition Methods 0.000 claims description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 32
- 230000015572 biosynthetic process Effects 0.000 description 9
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 7
- 230000002950 deficient Effects 0.000 description 7
- 239000000203 mixture Substances 0.000 description 7
- 230000008569 process Effects 0.000 description 7
- 230000007547 defect Effects 0.000 description 6
- 230000008859 change Effects 0.000 description 5
- 239000011248 coating agent Substances 0.000 description 5
- 238000000576 coating method Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 5
- 238000002955 isolation Methods 0.000 description 3
- NHDHVHZZCFYRSB-UHFFFAOYSA-N pyriproxyfen Chemical compound C=1C=CC=NC=1OC(C)COC(C=C1)=CC=C1OC1=CC=CC=C1 NHDHVHZZCFYRSB-UHFFFAOYSA-N 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 238000002425 crystallisation Methods 0.000 description 2
- 230000008025 crystallization Effects 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 239000006185 dispersion Substances 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000012774 insulation material Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000004575 stone Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823878—Complementary field-effect transistors, e.g. CMOS isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Recrystallisation Techniques (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Element Separation (AREA)
Abstract
一种半导体装置,包括:一基底、一第一外延层、一第二外延层、一第三外延层、一第一沟槽与一第二沟槽。该第一外延层位于该基底上且与该基底晶格不相称。该第二外延层位于该第一外延层上且与该第一外延层晶格不相称。该第三外延层位于该第二外延层上且与该第二外延层晶格不相称,因此,该第三层可为应变硅。该第一沟槽延伸过该第一外延层。该第二沟槽延伸过该第三外延层且至少部分延伸过该第二外延层,至少部分该第二沟槽与至少部分该第一沟槽对准,以及该第二沟槽至少部分填入一绝缘材料。
Description
技术领域
本发明是有关于一种半导体装置的制造,且特别有关于一种应变硅结构。
背景技术
互补式金属氧化物半导体(Complementary Metal-Oxide-Semiconductor,简称CMOS)技术是目前用在制造超大规模集成电路(Ultra-Large ScaleIntegrated,简称ULSI)主要的半导体技术。在过去数十年中,金属氧化物半导体场效晶体管(Metal-Oxide-Semiconductor Field-Effect Transistor,简称MOSFET)的尺寸缩小,使速度效能、电路密度与每单位半导体芯片的功能成本提供了重大的改善。当CMOS组件成比例缩小到100nm以下范围时,面临到重大挑战。一个可额外改善CMOS晶体管效能的方法,就是利用应变引起带结构变形与迁移率增加以增加晶体管组件电流。在二维拉伸应力下,硅的电子与电洞迁移率提高可达成。提高电子与电洞迁移分别改善了N沟道与P沟道的驱动电流,在应变硅中,电子可经更小的电阻且流动快了70%,此可使芯片无须进一步藉晶体管尺寸缩小就快了35%。
如图1A所示,晶体管应变硅层的制造有许多设计,如利用缓冲层或复合多层结构于块体硅基底20上,应变硅基底技术常利用微米级厚度的硅锗(silicon germanium,SiGe)变形缓冲层22,一无应变硅锗层24覆盖变形缓冲层22,该无应变硅锗层24具有比硅较大的自然晶格常数,由于无应变结晶硅与无应变结晶硅锗具有不同的晶格常数,故为晶格不相称,因为硅薄层26的晶格被迫与无应变硅锗层24的晶格对齐,硅薄层26处于二维拉伸应力下磊晶地成长于无应变硅锗层24上,如图1B与图1C所示。再次参阅图1A,一晶体管28形成于硅层26上,此晶体管28包括一源极30、一漏极32与一栅极34,晶体管制造于应变硅层26上可增进电效能,又如图1A所示,晶体管28通常被一隔离区36所包围住(如浅沟隔离(Shallow Trench Isolation,简称STI)、硅的区域氧化(Local Oxidation of Silicon,简称LOCOS)、场氧化物(Field Oxide,简称FOX))。
变形硅锗缓冲层22与其下的硅基底20的晶格不相称,可能会造成分散的、三维的差排网状结构,促使穿越差排38的应变缓和滑移,产生在变形缓冲区22上的差排可能传送到晶片表面,造成缺陷密度至每平方公分104-105个缺陷的程度,如此高的缺陷密度可能使利用此基底来生产集成电路产生重大障碍,也会使变形区下方的差排产生交叉排线表面的粗糙,此表面粗糙会是一个重大的问题,它会使主动区的沟道迁移率下降,因此,需要一个方法来降低应变是基底结构的缺陷密度。
发明内容
上述的问题与需要可藉由本发明的实施例解决。根据本发明的目的,提供一种半导体装置,包括一基底、依第一外延层、一第二外延层、一第三外延层、一第一沟槽与一第二沟槽。该第一外延层形成于该基底上,此第一层与此基底晶格不相称;该第二外延层形成于该第一层上,且此第二层与第一层晶格不相称;该第三外延层形成于该第二层上,且此第三层与第二层晶格不相称;该第一沟槽延伸过第一层;该第二沟槽延伸过第三层且至少部分穿过第二层;至少部分第二沟槽与至少部分第一沟槽对准,且第二沟槽至少部分填入一绝缘材料。
根据本发明的另一目的是提供一种半导体装置的制造方法,此方法包括下列步骤,且此步骤的顺序可变化。一基底被提供;一第一外延层形成于该基底上,此第一层与基底晶格不相称;一第一沟槽形成于上述第一层中;一第二外延层形于于上述第一层上,此第二层与第一层晶格不相称;一第三外延层形成于上述第二层上,此第二层与第三层晶格不相称;一第二沟槽形成于上述第三与第二层中,至少部分第二沟槽与至少部分第一沟槽对准。
根据本发明的另一目的是提供一种制造半导体装置的方法,此方法包括下列步骤,且此步骤的顺序可变化。一基底被提供;一第一外延层形成于上述基底上,此第一层与基底晶格不相称;一第二外延层形成于上述第一层上,此第二层与第一层晶格不相称;一第一沟槽形成于第二与第一层中;一第三外延层形成于第二层上,此第三层与第二层晶格不相称;一第二沟槽形成于第三与第二层中,至少部分第二沟槽与至少部分第一沟槽对准。
附图说明
图1A为一剖面图,用以说明习知形成于应变硅基底上的晶体管;
图1B与图1C说明在二维张力下形成一硅层的方法;
图2-图7说明本发明实施例1的形成步骤;以及
图8-图11说明本发明实施例2的形成步骤。
符号说明:
20、42~基底 22~变形缓冲层
24~无应变硅锗层 26~硅层
28~晶体管 30~源极
32~漏极 34~栅极
36~隔离区 40~第一层
44~第一沟槽 46~第一层与基底的界面
48~第一层的上表面 50~第二层
52~第二层材质填入第一沟槽中的部分
54~第二层的悬壁 56~第二层的上表面
6 0~第三层
62~第三层材质填入第一沟槽中的部分
64~第二沟槽 68~绝缘材料
72~第一层与第二层的界面
具体实施方式
为使本发明的上述和其它目的、特征和优点能更明显易懂,下文特举出较佳实施例,并配合所附图式,作详细说明如下:
图2-图11显示本发明两个实施例的流程步骤。本发明实施例提供一种降低缺陷密度来改善应变硅结构的方法,如与先前设计比较(请参阅图1A),在本发明的实施例中,达成降成缺陷密度的主要机制之一就是为晶粒界面提供自由表面,使排差经由这些自由表面移除;藉由在远离沟道区处(晶体管将要存在的地方)策略性地设置这些自由表面,可使差排被移离沟道区(及朝向或至自由表面),下列所述的两个实施例将说明本发明实施例如何提供此自由表面且降低沟道区的缺陷密度。
图2-图7显示一本发明实施例1的流程步骤,首先于图2中,第一晶格不相称外延层40形成在基底42上,在此例中,基底42为硅(即硅晶片)且第一层40为SiGe缓冲层,第一层40较佳为与基底42晶格不相称。
接下来如图3所示,第一沟槽44形成在第一层40中,在图3里,显示了第一沟槽44的两个部分,此第一沟槽44的平面可依主动区的布局而改变,而第一沟槽44的深度与宽度也可依需要做改变,在此例中(图3),第一沟槽44延伸过第一层40且进入第一基底42中,较佳为第一沟槽44延伸过第一层40与基底42的界面46;在其它实施例中(未显示),第一沟槽44可以只部分延伸过第一层40或延伸过第一层且未延伸到基底42。
在形成第一沟槽44后,第一层40可经退火处理,此退火温度比形成第一层40的沉积温度还要高约100℃,退火处理第一层40可移除在第一层40结晶结构的排差或缺陷,且/或可造成第一层40内部排差移到或向一自由表面(即第一沟槽44);第一层40的上表面48可被平坦化(在形成第一沟槽44前或后),而后于其上再形成第二层50(随后讨论),此平坦化可利用任何合适的平坦化制程,如化学机械研磨(CMP),若第一层40经退火处理,较佳在退火之后再行一平坦化,此平坦化也可在退火之前进行;在其它实施例中,第一层40的退火与/或第一层40的平坦化可不进行。
如图4所示,形成第二晶格不相称外延层50于第一层40上,此第二层50为一无应变的SiGe层;如图4所示,第二层50的材质可部分填入第一沟槽44中(请参阅图4中的52部分);另外,第一沟槽44可先填入或部分填入其它材质(即绝缘材质)(未显示),然后再于第一层40上形成第二层50;在此例中,虽然第一沟槽44在形成第二层50后依留有开口(请参阅图4),且延伸向上过第二层50,但第一沟槽依44可能被第二层50所封闭,此情况端视任何于第一沟槽44中的第二层材料悬壁54的形成与第一沟槽44的宽度,在此情形下,第一沟槽44保留其开口较佳但非必须。
如同第一层40,第二层50可经退火处理,此退火温度可比形成第二层50的沉积温度还要高约100℃,退火处理第二层50可移除在第二层50结晶结构的排差或缺陷,且/或可造成第二层50内部排差移到或向一自由表面(即第一沟槽44);第二层的上表面56在形成第三层60前(随后描述)可被平坦化;若第二层50经退火处理,最好在退火之后再行一平坦化,此平坦化也可在退火之前进行;在其它实施例中,第二层50的退火与/或第二层50的平坦化可不进行。
如图5所示,第三晶格不相称外延层60形成于第二层50上,第三层60由于受第二层50与第三层60的晶格不相称的影响,故为应变(处于二维张力)型态,在此例中,第三层60为处于二维张力下的应变硅(即请参阅第1C图);如图5所示,第三层60的材料可部分填入第一沟槽44中(请参阅图5的62部分),在此例中(请参阅图5),虽然在形成第三层60后,但第一沟槽44依然留有开口,第一沟槽44依然可能被第三层60的形成所封闭,此情况端视任何于第一沟槽44中的第三层材料60悬壁的形成与第一沟槽44的宽度。
此第一与第二层40与50的厚度可分别约为2-3μm,而第三层60需够薄,如其厚度约为200埃,如此才不会于其中产生差排,若第三层60太厚,会因第二与三层50与60相异的晶格常数所造成的应力而产生裂缝或差排。如上所述,第一与第二层40与50可为SiGe层,在此例中,第二层50较佳具有比第一层40较高的锗浓度,以在彼此间形成一晶格不相称区,如第一层40可为变形SiGe层。第一(40)、第二(50)与第三(60)层可不相同且各可由任何材料或材料组成/化合物所形成,例如(但不限于):硅、锗、碳、半导体化合物与其组成。
虽然第一与第二层40与50各为单层,但其一或两者也可为复合层(即由多层来组成一层),例如,第一层40可包括一变形组成层与一单一组成层;类似地,如第二层50包括一变形组成层与一单一组成层。基底42在本实施例中为一硅晶片,另外也可为一硅位于绝缘体上(SOI)结构(未显示),或硅基底42包括一覆盖硅层的绝缘层(未显示)。熟习此技艺的人士应可了解本发明的实施例亦可应用许多其它可能材料或/与层组成。
在形成第一(40)、第二(50)与第三(60)层时,可利用任何外延层形成过程/技术(或其组成),如包括(但不限于):化学气相沉积(CVD)、MOCVD、HCVD、原子层沉积、应变硅分子束磊晶(SS-MBE)与上述的组合。
在图6中,第二沟槽64形成于第三与第二层60与50中,至少部分第二沟槽64与至少部分第一沟槽44对准(平行对准),如图6所示,换句话说,第二沟槽64位于第一沟槽44上,然而,当第二沟槽64与第一沟槽44对准时,第二沟槽64并不需与第一沟槽44的中心一致;较佳为第二沟槽64与第一沟槽44对准且具有一深度,使第二沟槽64与第一沟槽44的开口连接。第二层的材质(即在第一沟槽44中的第二层50的悬壁部分54)是否会封闭住第二沟槽64底部的第一沟槽44,决于第二沟槽64在第二层50中的深度,如在一较佳的实施例中,第二沟槽64具有一约300埃的深度。
如图6所示的实施例,第二沟槽64延伸过第三层64且部分延伸过第二层50;在其它实施例里(未显示),第二沟槽64可延伸过第二层50但未到第一层40;在另一实施例中(未显示),第二沟槽64可延伸过第二层50且到第一层40,第二沟槽64的宽度最好比第一沟槽宽;在其它实施例中(未显示),如第二沟槽64部分或全部的宽度可小于或等于第一沟槽44部分或全部的宽度,较佳为第二沟槽64的宽度与一般所使用的浅沟隔离(即请参阅图1A的STI 36)相等。
在图7中,第二沟槽64与部分未填满的第一沟槽44被填入一绝缘材料68,因此,被填满的第二沟槽64为一主动区的隔离区,也如图7所示,晶体管28形成,且部分晶体管28形成于第三层60上(即在此例中的应变硅层中)。
第一沟槽44提供一自由表面给差排,此可使缺陷移离晶体管28的沟道区,以消除或减少沟道区中的缺陷数目,如沟道区中的差排会产生漏电。第一沟槽44位于浅沟隔离(STI)区下方(即第二沟槽64),使差排与/或缺陷移向浅沟隔离区下或中,由于浅沟隔离区中或下的缺陷一般并不会构成问题,且因它远离沟道区且一般并不会影响形成在主动区中组件的效能;再者,第一沟槽44越过第一与第二层40与50的接口72,此接口72的相对应力可降低或减少沟道区下的差排。
图8~图11显示本发明实施例2的流程步骤,图8~图11显示的实施例2与图2~图7所显示的实施例1类似,除第一沟槽44是在第二层50之后再形成(之前是在第二层50之前形成)外。首先在图8中,第一晶格不相称外延层40(即SiGe层)形成于基底42(即硅晶片)上,第二晶格不相称外延层50(即具有比第一层40高的Ge浓度的无应变的SiGe层)形成于第一层40上,第一层40可在第二层50于其上形成前经退火且/或平坦化处理(即实施例1所述)。
如图9所示,第一沟槽44形成在第二与第一层50与40中;如图9所示的实施例,第一沟槽44较佳延伸过第二层50、第一层40且延伸到基底42中;在其它实施例中(未显示),第一沟槽44可延伸过第二层50且到第一层40中(但未到基底42中);在此例中,第一沟槽44可延伸部分或整个第一层40。第二层50可在第三层60于其上形成前经退火且/或平坦化处理(即如实施例1所述)。
在图10中,一第三晶格不相称外延层60(即硅)形成在第二层50上,第三层60因第二层50与第三层60间的晶格不相称故为应变型态,第三层材料62可部分填入第一沟槽中,如图10所示。在图11中,一第二沟槽64与第一沟槽44对准形成(如实施例1所述),且第二沟槽64被填入一绝缘材质68而形成一绝缘区,此绝缘材料68也可填入第一沟槽44中其余开口处,如图11所示。第二沟槽64可延伸进部分或整个第二层50;在其它实施例中(未显示),第二沟槽64可延伸、部分延伸到与/或完全延伸过第一层40。如同图7,图11说明一晶体管28利用一应变硅结构。
在本发明的其它实施例中(未显示),即如在实施例1与/或实施例2的多样化与/或额外步骤中,一沟槽可在第一层40形成于基底42上前形成在基底42中,当第一层形成时,此沟槽是否填入第一层40的材质取决于此于基底42的沟槽的深与宽,此位于基底42的沟槽最好够深且/或够宽,在第一层形成后,此沟槽就可延伸过第一层40(不管第一层材料的悬壁或填入),第二层50也是,如图4。此揭露的好处在于熟习此技艺的人士可了解在本发明的实施例中,有许多其它可能材料或/与层组成。
虽然本发明已以较佳实施例揭露如上,然其并非用以限定本发明,任何熟习此技艺者,在不脱离本发明的精神和范围内,当可作些许的更动与润饰,因此本发明的保护范围当视所附的权利要求范围所界定者为准。
Claims (19)
1.一种半导体装置,包括:
一基底;
一第一外延层位于上述基底上,该第一外延层相对于上述基底晶格不相称;
一第二外延层位于上述第一外延层上,该第二外延层相对于上述第一外延层晶格不相称;
一第三外延层位于上述第二外延层上,该第三外延层相对于上述第二外延层晶格不相称;
一第一沟槽延伸过上述第一外延层;以及
一第二沟槽延伸过上述第三外延层且至少部分延伸过上述第二外延层,至少部分该第二沟槽与至少部分上述第一沟槽对准,以及该第二沟槽至少部分填入一绝缘材料。
2.根据权利要求1所述的半导体装置,其中部分该第一沟槽延伸过至少部分该第二沟槽或延伸到该基底。
3.根据权利要求1所述的半导体装置,其中该第一沟槽至少部分填入该绝缘材料或至少部分填入该第二外延层的材料或至少部分填入该第三外延层的材料。
4.根据权利要求1所述的半导体装置,其中该第一外延层包括硅锗或锗。
5.根据权利要求1所述的半导体装置,其中该第二外延层包括无应变的硅锗或锗。
6.根据权利要求1所述的半导体装置,其中该第三外延层为应变硅或锗。
7.根据权利要求1所述的半导体装置,尚包括:
一晶体管形成于该第二沟槽邻近处且至少部分位于该第三外延层中。
8.一种半导体装置的制造方法,包括:
提供一基底;
形成一第一外延层于上述基底上,其中该第一外延层相对于上述基底晶格不相称;
形成一第一沟槽于上述第一外延层中;
形成一第二外延层于上述第一外延层上,其中该第二外延层相对于上述第一外延层晶格不相称;
形成一第三外延层于上述第二外延层上,其中该第三外延层相对于上述第二外延层晶格不相称;以及
形成一第二沟槽于上述第三及第二外延层中,其中至少部分该第二沟槽与至少部分上述第一沟槽对准。
9.根据权利要求8所述的半导体装置的制造方法,其中该第一沟槽延伸至少部分过该第一外延层或延伸过该第一外延层且延伸入该基底中。
10.根据权利要求8所述的半导体装置的制造方法,其中该第二外延层的材料至少部分填入该第一沟槽。
11.根据权利要求8所述的半导体装置的制造方法,其中该第二沟槽连接且开口向该第一沟槽。
12.根据权利要求8所述的半导体装置的制造方法,尚包括:
以一绝缘材料填入至少部分该第二沟槽;以及
若该第二沟槽开口向该第一沟槽且该第一沟槽未完全填满,以该绝缘材料填入该第一沟槽的开口剩余处。
13.根据权利要求8所述的半导体装置的制造方法,尚包括:
形成一晶体管于该第二沟槽邻近处,其中至少部分该晶体管形成于该第三外延层中。
14.根据权利要求8所述的半导体装置的制造方法,其中该第一外延层于一沉积温度沉积,且尚包括:
形成该第一沟槽后,于高于该沉积温度100℃的温度下对该第一外延层进行一退火。
15.一种半导体装置的制造方法,包括:
提供一基底;
形成一第一外延层于上述基底上,其中该第一外延层相对于上述基底晶格不相称;
形成一第二外延层于上述第一外延层上,其中该第二外延层相对于上述第一外延层晶格不相称;
形成一第一沟槽于上述第二与第一外延层中;
形成一第三外延层于上述第二外延层上,其中该第三外延层相对于上述第二外延层晶格不相称;以及
形成一第二沟槽于上述第三及第二外延层中,其中至少部分该第二沟槽与至少部分上述第一沟槽对准。
16.根据权利要求15所述的半导体装置的制造方法,其中该第一沟槽延伸过该第二外延层且延伸入该第一外延层中或延伸过该第二与第一外延层且延伸入该基底中。
17.根据权利要求15所述的半导体装置的制造方法,其中该第二沟槽连接且开口向该第一沟槽。
18.根据权利要求15所述的半导体装置的制造方法,尚包括:
以一绝缘材料填入至少部分该第二沟槽;以及
若该第二沟槽开口向该第一沟槽且该第一沟槽未完全填满,以该绝缘材料填入该第一沟槽的开口剩余处。
19.根据权利要求15所述的半导体装置的制造方法,尚包括:
形成一晶体管于该第二沟槽邻近处,其中至少部分该晶体管形成于该第三外延层中。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/699,574 US6902965B2 (en) | 2003-10-31 | 2003-10-31 | Strained silicon structure |
US10/699,574 | 2003-10-31 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1612357A true CN1612357A (zh) | 2005-05-04 |
CN100385681C CN100385681C (zh) | 2008-04-30 |
Family
ID=34551006
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004100868434A Active CN100385681C (zh) | 2003-10-31 | 2004-10-28 | 半导体装置与其制造方法 |
CNU2004201122169U Expired - Lifetime CN2751438Y (zh) | 2003-10-31 | 2004-10-28 | 半导体装置 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNU2004201122169U Expired - Lifetime CN2751438Y (zh) | 2003-10-31 | 2004-10-28 | 半导体装置 |
Country Status (3)
Country | Link |
---|---|
US (2) | US6902965B2 (zh) |
CN (2) | CN100385681C (zh) |
TW (1) | TWI228754B (zh) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102456551A (zh) * | 2010-10-21 | 2012-05-16 | 上海华虹Nec电子有限公司 | 外延生长方法 |
CN103972059A (zh) * | 2013-02-01 | 2014-08-06 | 台湾积体电路制造股份有限公司 | 用于在沟槽中形成半导体区的方法 |
US9324632B2 (en) | 2014-05-28 | 2016-04-26 | Globalfoundries Inc. | Semiconductor structures with isolated ohmic trenches and stand-alone isolation trenches and related method |
CN108930060A (zh) * | 2012-06-15 | 2018-12-04 | 台湾积体电路制造股份有限公司 | 半导体结构和方法 |
Families Citing this family (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU2002331077A1 (en) * | 2001-08-13 | 2003-03-03 | Amberwave Systems Corporation | Dram trench capacitor and method of making the same |
US6902965B2 (en) * | 2003-10-31 | 2005-06-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained silicon structure |
DE102004053307B4 (de) * | 2004-11-04 | 2010-01-07 | Siltronic Ag | Mehrschichtenstruktur umfassend ein Substrat und eine darauf heteroepitaktisch abgeschiedene Schicht aus Silicium und Germanium und ein Verfahren zu deren Herstellung |
US9153645B2 (en) | 2005-05-17 | 2015-10-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication |
EP2595175B1 (en) * | 2005-05-17 | 2019-04-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating a lattice-mismatched semiconductor structure with reduced dislocation defect densities |
US20070267722A1 (en) * | 2006-05-17 | 2007-11-22 | Amberwave Systems Corporation | Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication |
US8324660B2 (en) | 2005-05-17 | 2012-12-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication |
US7186626B2 (en) * | 2005-07-22 | 2007-03-06 | The Regents Of The University Of California | Method for controlling dislocation positions in silicon germanium buffer layers |
KR101329388B1 (ko) | 2005-07-26 | 2013-11-14 | 앰버웨이브 시스템즈 코포레이션 | 다른 액티브 영역 물질의 집적회로 집적을 위한 솔루션 |
US7638842B2 (en) | 2005-09-07 | 2009-12-29 | Amberwave Systems Corporation | Lattice-mismatched semiconductor structures on insulators |
US7772635B2 (en) * | 2005-10-27 | 2010-08-10 | Micron Technology, Inc. | Non-volatile memory device with tensile strained silicon layer |
US7678630B2 (en) * | 2006-02-15 | 2010-03-16 | Infineon Technologies Ag | Strained semiconductor device and method of making same |
US7777250B2 (en) | 2006-03-24 | 2010-08-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lattice-mismatched semiconductor structures and related methods for device fabrication |
US8154051B2 (en) * | 2006-08-29 | 2012-04-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | MOS transistor with in-channel and laterally positioned stressors |
WO2008030574A1 (en) | 2006-09-07 | 2008-03-13 | Amberwave Systems Corporation | Defect reduction using aspect ratio trapping |
US20080070355A1 (en) * | 2006-09-18 | 2008-03-20 | Amberwave Systems Corporation | Aspect ratio trapping for mixed signal applications |
US7799592B2 (en) | 2006-09-27 | 2010-09-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Tri-gate field-effect transistors formed by aspect ratio trapping |
WO2008039534A2 (en) | 2006-09-27 | 2008-04-03 | Amberwave Systems Corporation | Quantum tunneling devices and circuits with lattice- mismatched semiconductor structures |
WO2008051503A2 (en) | 2006-10-19 | 2008-05-02 | Amberwave Systems Corporation | Light-emitter-based devices with lattice-mismatched semiconductor structures |
US8237151B2 (en) | 2009-01-09 | 2012-08-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Diode-based devices and methods for making the same |
US8304805B2 (en) | 2009-01-09 | 2012-11-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor diodes fabricated by aspect ratio trapping with coalesced films |
US7825328B2 (en) | 2007-04-09 | 2010-11-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Nitride-based multi-junction solar cell modules and methods for making the same |
US9508890B2 (en) | 2007-04-09 | 2016-11-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Photovoltaics on silicon |
US8329541B2 (en) | 2007-06-15 | 2012-12-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | InP-based transistor fabrication |
DE112008002387B4 (de) | 2007-09-07 | 2022-04-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Struktur einer Mehrfachübergangs-Solarzelle, Verfahren zur Bildung einer photonischenVorrichtung, Photovoltaische Mehrfachübergangs-Zelle und Photovoltaische Mehrfachübergangs-Zellenvorrichtung, |
US8183667B2 (en) | 2008-06-03 | 2012-05-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Epitaxial growth of crystalline material |
US8274097B2 (en) | 2008-07-01 | 2012-09-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Reduction of edge effects from aspect ratio trapping |
US8981427B2 (en) | 2008-07-15 | 2015-03-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Polishing of small composite semiconductor materials |
US20100072515A1 (en) | 2008-09-19 | 2010-03-25 | Amberwave Systems Corporation | Fabrication and structures of crystalline material |
WO2010033813A2 (en) | 2008-09-19 | 2010-03-25 | Amberwave System Corporation | Formation of devices by epitaxial layer overgrowth |
US8253211B2 (en) | 2008-09-24 | 2012-08-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor sensor structures with reduced dislocation defect densities |
KR101450956B1 (ko) | 2009-04-02 | 2014-10-15 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | 결정질 재료의 비극성 평면으로부터 형성된 소자 및 이의 제조 방법 |
US8716752B2 (en) * | 2009-12-14 | 2014-05-06 | Stmicroelectronics, Inc. | Structure and method for making a strained silicon transistor |
US8685816B2 (en) * | 2012-06-11 | 2014-04-01 | Globalfoundries Inc. | Methods of forming semiconductor devices by forming semiconductor channel region materials prior to forming isolation structures |
US9136343B2 (en) * | 2013-01-24 | 2015-09-15 | Intel Corporation | Deep gate-all-around semiconductor device having germanium or group III-V active layer |
US10274678B1 (en) * | 2018-03-26 | 2019-04-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Methods of forming photonic devices |
Family Cites Families (58)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA1040321A (en) | 1974-07-23 | 1978-10-10 | Alfred C. Ipri | Polycrystalline silicon resistive device for integrated circuits and method for making same |
US4631803A (en) | 1985-02-14 | 1986-12-30 | Texas Instruments Incorporated | Method of fabricating defect free trench isolation devices |
US5013681A (en) | 1989-09-29 | 1991-05-07 | The United States Of America As Represented By The Secretary Of The Navy | Method of producing a thin silicon-on-insulator layer |
US5024723A (en) | 1990-05-07 | 1991-06-18 | Goesele Ulrich M | Method of producing a thin silicon on insulator layer by wafer bonding and chemical thinning |
FR2681472B1 (fr) | 1991-09-18 | 1993-10-29 | Commissariat Energie Atomique | Procede de fabrication de films minces de materiau semiconducteur. |
US5213986A (en) | 1992-04-10 | 1993-05-25 | North American Philips Corporation | Process for making thin film silicon-on-insulator wafers employing wafer bonding and wafer thinning |
US5461250A (en) | 1992-08-10 | 1995-10-24 | International Business Machines Corporation | SiGe thin film or SOI MOSFET and method for making the same |
JP3321882B2 (ja) | 1993-02-28 | 2002-09-09 | ソニー株式会社 | 基板はり合わせ方法 |
US5659192A (en) | 1993-06-30 | 1997-08-19 | Honeywell Inc. | SOI substrate fabrication |
US5461243A (en) | 1993-10-29 | 1995-10-24 | International Business Machines Corporation | Substrate for tensilely strained semiconductor |
US5534713A (en) | 1994-05-20 | 1996-07-09 | International Business Machines Corporation | Complementary metal-oxide semiconductor transistor logic using strained SI/SIGE heterostructure layers |
US5468657A (en) | 1994-06-17 | 1995-11-21 | Sharp Microelectronics Technology, Inc. | Nitridation of SIMOX buried oxide |
US5447884A (en) | 1994-06-29 | 1995-09-05 | International Business Machines Corporation | Shallow trench isolation with thin nitride liner |
JPH0832039A (ja) | 1994-07-12 | 1996-02-02 | Nippondenso Co Ltd | 半導体装置およびその製造方法 |
US5633588A (en) | 1994-09-16 | 1997-05-27 | Hitachi Medical Corporation | Superconducting magnet apparatus using superconducting multilayer composite member, method of magnetizing the same and magnetic resonance imaging system employing the same |
FR2725074B1 (fr) | 1994-09-22 | 1996-12-20 | Commissariat Energie Atomique | Procede de fabrication d'une structure comportant une couche mince semi-conductrice sur un substrat |
JP3171764B2 (ja) | 1994-12-19 | 2001-06-04 | シャープ株式会社 | 半導体装置の製造方法 |
US5904539A (en) | 1996-03-21 | 1999-05-18 | Advanced Micro Devices, Inc. | Semiconductor trench isolation process resulting in a silicon mesa having enhanced mechanical and electrical properties |
US5882981A (en) | 1996-07-30 | 1999-03-16 | Texas Instruments Incorporated | Mesa isolation Refill Process for Silicon on Insulator Technology Using Flowage Oxides as the Refill Material |
US5763315A (en) | 1997-01-28 | 1998-06-09 | International Business Machines Corporation | Shallow trench isolation with oxide-nitride/oxynitride liner |
US5714777A (en) | 1997-02-19 | 1998-02-03 | International Business Machines Corporation | Si/SiGe vertical junction field effect transistor |
JP2962272B2 (ja) * | 1997-04-18 | 1999-10-12 | 日本電気株式会社 | 半導体装置の製造方法 |
US5906951A (en) | 1997-04-30 | 1999-05-25 | International Business Machines Corporation | Strained Si/SiGe layers on insulator |
US6013563A (en) | 1997-05-12 | 2000-01-11 | Silicon Genesis Corporation | Controlled cleaning process |
JP3535527B2 (ja) | 1997-06-24 | 2004-06-07 | マサチューセッツ インスティテュート オブ テクノロジー | 傾斜GeSi層と平坦化を用いたゲルマニウム・オン・シリコンの貫通転位の制御 |
JPH1197689A (ja) * | 1997-09-17 | 1999-04-09 | Nec Corp | 半導体装置 |
JP3443343B2 (ja) * | 1997-12-03 | 2003-09-02 | 松下電器産業株式会社 | 半導体装置 |
US6143070A (en) | 1998-05-15 | 2000-11-07 | The United States Of America As Represented By The Secretary Of The Air Force | Silicon-germanium bulk alloy growth by liquid encapsulated zone melting |
US6558998B2 (en) | 1998-06-15 | 2003-05-06 | Marc Belleville | SOI type integrated circuit with a decoupling capacity and process for embodiment of such a circuit |
JP3403076B2 (ja) | 1998-06-30 | 2003-05-06 | 株式会社東芝 | 半導体装置及びその製造方法 |
JP4476390B2 (ja) | 1998-09-04 | 2010-06-09 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
US6258664B1 (en) | 1999-02-16 | 2001-07-10 | Micron Technology, Inc. | Methods of forming silicon-comprising materials having roughened outer surfaces, and methods of forming capacitor constructions |
US6355541B1 (en) | 1999-04-21 | 2002-03-12 | Lockheed Martin Energy Research Corporation | Method for transfer of thin-film of silicon carbide via implantation and wafer bonding |
US6358791B1 (en) | 1999-06-04 | 2002-03-19 | International Business Machines Corporation | Method for increasing a very-large-scale-integrated (VLSI) capacitor size on bulk silicon and silicon-on-insulator (SOI) wafers and structure formed thereby |
US6516644B1 (en) * | 1999-07-26 | 2003-02-11 | Schlage Lock Company | Method of master keying a system of locks |
US6368938B1 (en) | 1999-10-05 | 2002-04-09 | Silicon Wafer Technologies, Inc. | Process for manufacturing a silicon-on-insulator substrate and semiconductor devices on said substrate |
WO2001054175A1 (en) | 2000-01-20 | 2001-07-26 | Amberwave Systems Corporation | Low threading dislocation density relaxed mismatched epilayers without high temperature growth |
TW452866B (en) | 2000-02-25 | 2001-09-01 | Lee Tien Hsi | Manufacturing method of thin film on a substrate |
US6475838B1 (en) | 2000-03-14 | 2002-11-05 | International Business Machines Corporation | Methods for forming decoupling capacitors |
JP3528756B2 (ja) * | 2000-05-12 | 2004-05-24 | 松下電器産業株式会社 | 半導体装置 |
JP3843708B2 (ja) | 2000-07-14 | 2006-11-08 | 日本電気株式会社 | 半導体装置およびその製造方法ならびに薄膜コンデンサ |
US6429061B1 (en) | 2000-07-26 | 2002-08-06 | International Business Machines Corporation | Method to fabricate a strained Si CMOS structure using selective epitaxial deposition of Si after device isolation formation |
FR2812764B1 (fr) | 2000-08-02 | 2003-01-24 | St Microelectronics Sa | Procede de fabrication d'un substrat de type substrat-sur- isolant ou substrat-sur-vide et dispositif obtenu |
US6466008B1 (en) * | 2000-10-06 | 2002-10-15 | Hewlett-Packard Company | Method for matching the lengths of signal traces |
US6649480B2 (en) * | 2000-12-04 | 2003-11-18 | Amberwave Systems Corporation | Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs |
US6410371B1 (en) | 2001-02-26 | 2002-06-25 | Advanced Micro Devices, Inc. | Method of fabrication of semiconductor-on-insulator (SOI) wafer having a Si/SiGe/Si active layer |
US6830976B2 (en) * | 2001-03-02 | 2004-12-14 | Amberwave Systems Corproation | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
US6603156B2 (en) | 2001-03-31 | 2003-08-05 | International Business Machines Corporation | Strained silicon on insulator structures |
US6410938B1 (en) | 2001-04-03 | 2002-06-25 | Advanced Micro Devices, Inc. | Semiconductor-on-insulator device with nitrided buried oxide and method of fabricating |
US6593181B2 (en) | 2001-04-20 | 2003-07-15 | International Business Machines Corporation | Tailored insulator properties for devices |
WO2002101818A2 (en) * | 2001-06-08 | 2002-12-19 | Amberwave Systems Corporation | Method for isolating semiconductor devices |
US6358806B1 (en) | 2001-06-29 | 2002-03-19 | Lsi Logic Corporation | Silicon carbide CMOS channel |
AU2002331077A1 (en) | 2001-08-13 | 2003-03-03 | Amberwave Systems Corporation | Dram trench capacitor and method of making the same |
US8129253B2 (en) | 2001-08-13 | 2012-03-06 | Finisar Corporation | Providing current control over wafer borne semiconductor devices using trenches |
US7422961B2 (en) * | 2003-03-14 | 2008-09-09 | Advanced Micro Devices, Inc. | Method of forming isolation regions for integrated circuits |
JP4585510B2 (ja) * | 2003-03-07 | 2010-11-24 | 台湾積體電路製造股▲ふん▼有限公司 | シャロートレンチアイソレーションプロセス |
US20040224469A1 (en) * | 2003-05-08 | 2004-11-11 | The Board Of Trustees Of The University Of Illinois | Method for forming a strained semiconductor substrate |
US6902965B2 (en) * | 2003-10-31 | 2005-06-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained silicon structure |
-
2003
- 2003-10-31 US US10/699,574 patent/US6902965B2/en not_active Expired - Lifetime
-
2004
- 2004-06-23 TW TW093118050A patent/TWI228754B/zh not_active IP Right Cessation
- 2004-10-28 CN CNB2004100868434A patent/CN100385681C/zh active Active
- 2004-10-28 CN CNU2004201122169U patent/CN2751438Y/zh not_active Expired - Lifetime
-
2005
- 2005-04-26 US US11/114,981 patent/US7208754B2/en not_active Expired - Lifetime
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102456551A (zh) * | 2010-10-21 | 2012-05-16 | 上海华虹Nec电子有限公司 | 外延生长方法 |
CN108930060A (zh) * | 2012-06-15 | 2018-12-04 | 台湾积体电路制造股份有限公司 | 半导体结构和方法 |
CN103972059A (zh) * | 2013-02-01 | 2014-08-06 | 台湾积体电路制造股份有限公司 | 用于在沟槽中形成半导体区的方法 |
CN103972059B (zh) * | 2013-02-01 | 2017-06-13 | 台湾积体电路制造股份有限公司 | 用于在沟槽中形成半导体区的方法 |
US9324632B2 (en) | 2014-05-28 | 2016-04-26 | Globalfoundries Inc. | Semiconductor structures with isolated ohmic trenches and stand-alone isolation trenches and related method |
US9786606B2 (en) | 2014-05-28 | 2017-10-10 | Globalfoundries Inc. | Semiconductor structures with isolated ohmic trenches and stand-alone isolation trenches and related method |
Also Published As
Publication number | Publication date |
---|---|
CN2751438Y (zh) | 2006-01-11 |
US6902965B2 (en) | 2005-06-07 |
US7208754B2 (en) | 2007-04-24 |
TWI228754B (en) | 2005-03-01 |
CN100385681C (zh) | 2008-04-30 |
TW200515474A (en) | 2005-05-01 |
US20050194658A1 (en) | 2005-09-08 |
US20050093018A1 (en) | 2005-05-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN2751438Y (zh) | 半导体装置 | |
CN1293637C (zh) | 具有应变沟道的互补式金属氧化物半导体及其制作方法 | |
CN1263119C (zh) | 用于生产cmos器件的方法 | |
CN1201403C (zh) | 具有部分隔离的源/漏结的场效应晶体管结构及其制造方法 | |
CN100345280C (zh) | 具有晶格不相称区的变形沟道晶体管结构及其制造方法 | |
CN100342494C (zh) | 采用uhv-cvd制作的应变si基底层以及其中的器件 | |
CN1157780C (zh) | 制造外延双极器件和互补金属氧化物半导体器件的方法 | |
CN1716554A (zh) | 一种p型mosfet的结构及其制作方法 | |
CN1819201A (zh) | 具有提高的载流子迁移率的半导体结构及其制造方法 | |
CN1828908A (zh) | 半导体结构及制造半导体结构的方法 | |
US7842940B2 (en) | Structure and method to form semiconductor-on-pores (SOP) for high device performance and low manufacturing cost | |
CN1716576A (zh) | 形成半导体结构的方法以及半导体结构 | |
US20070194413A1 (en) | Method for manufacturing semiconductor substrate | |
CN1705077A (zh) | 半导体材料和形成半导体材料的方法 | |
CN1630087A (zh) | 具有通过层叠模板层的局部非晶化和再结晶而形成的选定半导体晶向的平坦衬底 | |
CN1722363A (zh) | 制造应变含硅混合衬底的方法以及含硅混合衬底 | |
CN1836323A (zh) | 混合晶向衬底上的高性能cmos soi器件 | |
CN1945854A (zh) | 应变半导体器件及其制造方法 | |
CN1591803A (zh) | 使用镶嵌栅极工艺的应变硅沟道mosfet | |
CN1728362A (zh) | 一种形成集成半导体结构的方法 | |
CN1574252A (zh) | 制备场效应晶体管横向沟道的方法及场效应晶体管 | |
CN1467795A (zh) | 半导体衬底的制造方法和半导体器件的制造方法 | |
CN1280903C (zh) | 具有伪结构的半导体器件 | |
CN1276502C (zh) | 用场效应管和双极基极多晶硅层制造多晶硅电容器的方法 | |
CN1738049A (zh) | 微电子元件及其制造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |