CN1277458A - 半导体元件安装用中继基板的制造方法 - Google Patents
半导体元件安装用中继基板的制造方法 Download PDFInfo
- Publication number
- CN1277458A CN1277458A CN00118082A CN00118082A CN1277458A CN 1277458 A CN1277458 A CN 1277458A CN 00118082 A CN00118082 A CN 00118082A CN 00118082 A CN00118082 A CN 00118082A CN 1277458 A CN1277458 A CN 1277458A
- Authority
- CN
- China
- Prior art keywords
- connection electrode
- motherboard
- lead wire
- conductor circuit
- metallide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 40
- 238000000034 method Methods 0.000 title claims description 23
- 238000009434 installation Methods 0.000 title description 2
- 238000005530 etching Methods 0.000 claims abstract description 36
- 239000004642 Polyimide Substances 0.000 claims abstract description 29
- 229920001721 polyimide Polymers 0.000 claims abstract description 29
- 239000011347 resin Substances 0.000 claims abstract description 26
- 229920005989 resin Polymers 0.000 claims abstract description 26
- 239000002243 precursor Substances 0.000 claims abstract description 21
- 239000002184 metal Substances 0.000 claims abstract description 12
- 229910052751 metal Inorganic materials 0.000 claims abstract description 12
- WABPQHHGFIMREM-UHFFFAOYSA-N lead(0) Chemical compound [Pb] WABPQHHGFIMREM-UHFFFAOYSA-N 0.000 claims description 43
- 239000004020 conductor Substances 0.000 claims description 38
- 239000000758 substrate Substances 0.000 claims description 32
- 239000000203 mixture Substances 0.000 claims description 28
- 238000004519 manufacturing process Methods 0.000 claims description 21
- 239000011159 matrix material Substances 0.000 claims description 15
- 238000009713 electroplating Methods 0.000 abstract description 7
- 238000000059 patterning Methods 0.000 abstract 3
- 238000000151 deposition Methods 0.000 abstract 1
- 238000006358 imidation reaction Methods 0.000 abstract 1
- 230000000873 masking effect Effects 0.000 abstract 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 7
- 238000007796 conventional method Methods 0.000 description 5
- 229910052802 copper Inorganic materials 0.000 description 5
- 239000010949 copper Substances 0.000 description 5
- 239000012467 final product Substances 0.000 description 5
- 239000007788 liquid Substances 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- HEMHJVSKTPXQMS-UHFFFAOYSA-M Sodium hydroxide Chemical compound [OH-].[Na+] HEMHJVSKTPXQMS-UHFFFAOYSA-M 0.000 description 2
- 239000012670 alkaline solution Substances 0.000 description 2
- ORTQZVOHEJQUHG-UHFFFAOYSA-L copper(II) chloride Chemical compound Cl[Cu]Cl ORTQZVOHEJQUHG-UHFFFAOYSA-L 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- FBAFATDZDUQKNH-UHFFFAOYSA-M iron chloride Chemical compound [Cl-].[Fe] FBAFATDZDUQKNH-UHFFFAOYSA-M 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 229920005575 poly(amic acid) Polymers 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 208000027418 Wounds and injury Diseases 0.000 description 1
- 239000007864 aqueous solution Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000008602 contraction Effects 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 238000005868 electrolysis reaction Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 208000014674 injury Diseases 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- 235000011121 sodium hydroxide Nutrition 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 230000008719 thickening Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/241—Reinforcing the conductive pattern characterised by the electroplating method; means therefor, e.g. baths or apparatus
- H05K3/242—Reinforcing the conductive pattern characterised by the electroplating method; means therefor, e.g. baths or apparatus characterised by using temporary conductors on the printed circuit for electrically connecting areas which are to be electroplated
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/4985—Flexible insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/0571—Dual purpose resist, e.g. etch resist used as solder resist, solder resist used as plating resist
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/058—Additional resists used for the same purpose but in different areas, i.e. not stacked
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/0588—Second resist used as pattern over first resist
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
- H05K3/061—Etching masks
- H05K3/064—Photoresists
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Ceramic Engineering (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Wire Bonding (AREA)
- Manufacturing Of Printed Circuit Boards (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
Abstract
按照本发明,不使用冲模以机械方式在中继基板上开孔,利用刻蚀使各母板连接电极在导电性方面互相独立,而且能尽可能缩短电镀引线。
Description
本发明涉及为了将半导体元件安装到母板上而使用的半导体元件安装用中继基板的制造方法。
近年来,具备半导体元件的电子装置的小型化、轻量化正在取得进展,根据该动向,正在进行下述的工作:将半导体元件安装到其大小与该半导体元件大体相同的称为插入板(interposer)的电路基板上(即,半导体元件安装用中继基板),作成芯片尺寸的封装体(CSP),然后将该封装体安装到母板上。
如图3中所示那样来制造这样的半导体元件安装用中继基板。
首先,在绝缘性基体材料膜31上形成导体电路34,该导体电路34包含:与母板连接用的母板连接电极32;以及为了对母板连接电极32进行电解电镀处理而与母板连接电极32导通的电镀引线33(图3(a))。电镀引线33与绝缘性基体材料膜片31的两边缘的连续的导体部31a导通。
再有,在半导体元件安装用中继基板上形成了用于将母板连接电极32引到背面的半导体元件(未图示)上的通孔35。
其次,对导体电路34进行电解电镀处理,至少在母板连接电极32上层叠电解电镀金属层36(图3(b))。
其次,使用冲模在母板连接电极32的附近开出孔37来切断电镀引线,以便尽可能缩短电镀引线33(图3(c))。其后,根据需要切除绝缘性基体材料膜31的两边缘的连续的导体部31a(图3(d))。
如图3(c)中所示,在母板连接电极32的附近切断电镀引线33的原因如下。
即,在绝缘性基体材料膜31上的与各母板连接电极32导通的电镀引线33的长度长的情况下,由于分支布线这方面的缘故,产生反射噪声,此外,由于冗余布线这方面的缘故,电抗或电容变大,半导体元件的电特性下降。此外,必须使各母板连接电极32在导电性方面互相独立。因而,为了高效率地制造半导体元件安装用中继基板,在对各母板连接电极32进行了电解电镀处理后,使用冲模在各母板连接电极32的附近开出孔37,以便尽可能缩短电镀引线33。
但是,在使用冲模开出孔的情况下,有时在孔的边缘出产生毛刺,导致外观不良或在性能方面发生障碍。此外,在制造CSP时,如果在电路基板上开孔,则存在树脂密封变得困难的问题。此外,在小的CSP用的聚酰亚胺基体材料膜上以良好的精度而且在不损伤基体材料膜的情况下以机械方式开孔的操作不是简单的。而且,在冲模的制造方面也需要较高的成本。
本发明是为了解决以上的现有的技术课题而进行的,其目的在于,在制造CSP用的基板等的半导体元件安装用中继基板时,不使用冲模以机械方式来开孔,能使各母板连接电极在导电性方面互相独立,而且能尽可能缩短电镀引线。
本发明者发现了,在半导体元件安装用中继基板的制造工序中,如果能利用刻蚀来切除安装到母板一侧的中继基板面的电镀引线,则能解决上述的课题,而且发现了,为了达到该目的,将能以化学方式进行刻蚀的构图用树脂层(例如,能用碱性溶液进行刻蚀的聚酰亚胺前体层(聚酰胺酸层等)、感光性聚酰亚胺层、光致抗蚀剂层)作为以刻蚀方式切除电镀引线时的刻蚀抗蚀剂来利用即可,完成了本发明。
即,本发明的第1方面是为了将半导体元件安装到母板上而使用的半导体元件安装用中继基板的制造方法,提供一种特征在于包含以下的工序(A)~(G)的半导体元件安装用中继基板的制造方法:
(A)在绝缘性基体材料膜上形成导体电路的工序,该导体电路包含与母板连接用的母板连接电极和为了对该母板连接电极进行电解电镀处理而与该母板连接电极导通的电镀引线;
(B)在该导体电路上形成构图用树脂层的工序;
(C)刻蚀该构图用树脂层以便露出该导体电路的母板连接电极和电镀引线的工序;
(D)用电解电镀抗蚀剂层覆盖已露出的电镀引线的工序;
(E)对已露出的母板连接电极进行电解电镀处理、在母板连接电极上层叠电解电镀金属层的工序;
(F)除去覆盖了电镀引线的电解电镀抗蚀剂层、使电镀引线再次露出的工序;以及
(G)利用刻蚀除去已露出的电镀引线的工序。
此外,本发明的第2方面是为了将半导体元件安装到母板上而使用的半导体元件安装用中继基板的制造方法,提供一种特征在于包含以下的工序(a)~(f)的半导体元件安装用中继基板的制造方法:
(a)在绝缘性基体材料膜上形成导体电路的工序,该导体电路包含与母板连接用的母板连接电极和为了对该母板连接电极进行电解电镀处理而与该母板连接电极导通的电镀引线;
(b)在该导体电路上形成构图用树脂层的工序;
(c)刻蚀该构图用树脂层以便露出该导体电路的母板连接电极的工序;
(d)对已露出的母板连接电极进行电解电镀处理、在母板连接电极上层叠电解电镀金属层的工序;
(e)刻蚀该构图用树脂层以便露出该导体电路的电镀引线的工序;以及
(f)利用刻蚀除去已露出的电镀引线的工序。
图1是本发明的半导体元件安装用中继基板的制造工序图。
图2是本发明的半导体元件安装用中继基板的制造工序图。
图3是现有的半导体元件安装用中继基板的制造工序图。
首先,一边参照附图,一边按每个工序来说明本发明的第1方面的半导体元件安装用中继基板的制造方法。
工序(A)
首先,在绝缘性基体材料膜1上形成导体电路4,该导体电路4包含与母板(未图示)连接用的母板连接电极2和为了对该母板连接电极2进行电解电镀处理而与该母板连接电极2导通的电镀引线3(图1(a))。再有,电镀引线3可与在绝缘性基体材料膜1的两边缘上连续的导体部(未图示,参照现有技术的图3(a)的31a)连接。该区域成为后述的电镀处理时的电极。
再有,通常,在半导体元件安装用中继基板的导体电路4上设置了用来使母板连接电极2与绝缘性基体材料膜1的另一面导通的通孔9(图1(a)),在绝缘性基体材料膜1的另一面上形成了用来安装半导体元件的IC芯片安装用凸点(未图示)。
可利用常规方法来形成这样的导体电路4。例如,首先,利用常规方法对在聚酰亚胺绝缘膜上粘贴了铜层的单面敷铜柔性基板的铜层进行构图,在根据需要形成IC芯片安装用凸点之后,对该凸点形成面(半导体元件安装面)进行掩蔽操作。其次,在聚酰亚胺绝缘膜上开出了通孔用的孔后,在整个面上进行无电解铜电镀处理,接着,利用电解铜电镀处理将铜的厚度加厚。其次,在该电解铜层的表面上层叠感光性干膜,通过与布线电路对应的光掩模进行曝光、显影,形成刻蚀抗蚀剂层,在利用氯化铜或氯化铁刻蚀液进行了刻蚀后,利用常规方法除去刻蚀抗蚀剂层即可。
工序(B)
在导体电路4上形成构图用树脂层5(图1(b))。作为构图用树脂层5,可使用聚酰亚胺前体层5、感光性聚酰亚胺层、光致抗蚀剂层等。其中,由于聚酰亚胺前体层可在碱性溶液中溶解,故是可进行构图的层,同时是可利用亚胺化处理(例如,加热处理)进行硬化而变换成在耐热性、耐化学药品性方面良好的聚酰亚胺层的层。作为这样的聚酰亚胺前体层,可通过利用照相凹版涂敷器等涂敷已知的聚酰胺酸涂敷液并进行干燥来形成。
工序(C)
其次,按照常规方法刻蚀构图用树脂层5,以便露出导体电路4的母板连接电极2和电镀引线3(图1(c))。例如,在构图用树脂层5上层叠感光性干膜,通过规定的形状的光掩模进行曝光、显影,形成刻蚀抗蚀剂层,在利用氢氧化钠水溶液等进行了刻蚀后,利用常规方法除去刻蚀抗蚀剂层即可。
工序(D)
用通常的电解电镀抗蚀剂层6覆盖已露出的电镀引线3(图1(d))。此时,不覆盖母板连接电极2。
工序(E)
其次,对已露出的母板连接电极2进行电解电镀处理(例如,电解金电镀处理),在母板连接电极2上层叠电解电镀金属层7(图1(e))。由此,在母板连接电极2上应用球状栅格阵列用的焊锡球变得容易。
工序(F)
其次,除去覆盖电镀引线3的电解电镀抗蚀剂层6,使电镀引线3再次露出(图1(f))。
工序(G)
其次,利用氯化铜或氯化铁刻蚀液等的刻蚀液除去已露出的电镀引线3(图1(g))。此时,使电解电镀金属层7起到作为其下层的母板连接电极2的刻蚀抗蚀剂的功能。为此,用具有抗刻蚀液的性能的材料(例如,金)来形成电解电镀金属层7即可。或者,预先确定被刻蚀的情况,预先将电解电镀金属层7形成得较厚即可。由此,可在一系列的导体电路4的形成工序内将与电解电镀金属层7及其下层的母板连接电极2连接的电镀引线的长度缩短到最低限度,而不使用冲模来进行开孔处理。
工序(H)
其次,在构图树脂层5是聚酰亚胺前体层的情况下,使该聚酰亚胺前体层完全地亚胺化,成为聚酰亚胺层8,由此,可得到图1(h)中示出那样的半导体元件安装用中继基板。再有,该工序(H)(聚酰亚胺前体层的亚胺化)可在工序(G)后实施,但也可在聚酰亚胺前体层的构图后,即,在工序(C)与工序(D)之间实施。
如上所述,本发明的第1方面的特征在于,利用刻蚀来切断半导体元件安装用中继基板的安装到母板一侧的表面的电镀引线,因而,关于中继基板的半导体元件的安装面及通孔的形成方法,可利用现有技术。
再有,在以上的本发明的第1方面的制造方法中,构图用树脂层5的构图(工序(C))进行1次,但如以下所示,也可如本发明的第2方面那样,进行2次(工序(c)和工序(e))。
工序(a)
与本发明的第1方面的工序(A)相同,首先,在绝缘性基体材料膜1上形成导体电路4,该导体电路4包含与母板连接用的母板连接电板2和为了对该母板连接电极2进行电解电镀处理而与母板连接电极2导通的电镀引线3(图2(a))。再有,电镀引线3可与在绝缘性基体材料膜1的两边缘上连续的导体部(未图示,参照现有技术的图3(a)的31a)连接。该区域成为后述的电镀处理时的电极。
工序(b)
其次,与本发明的第1方面的工序(B)相同,在导体电路4上形成聚酰亚胺前体层等的构图用树脂层5(图2(b))。
工序(c)
其次,按照本发明的第1方面的工序(C),刻蚀构图用树脂层5,以便露出导体电路4的母板连接电极2(图2(c))。此时,与本发明的第1方面不同,这样来进行刻蚀,使电镀引线3不露出。
工序(d)
其次,按照本发明的第1方面的工序(E),对已露出的母板连接电极2进行电解电镀处理,在母板连接电极2上层叠电解电镀金属层7(图2(d))。
工序(e)
其次,按照本发明的第1方面的工序(C),刻蚀构图用树脂层5,以便露出导体电路4的电镀引线3(图2(e))。
工序(f)
其次,按照本发明的第1方面的工序(G),利用刻蚀除去已露出的电镀引线3(图2(f))。
工序(g)
其次,与本发明的第1方面的工序(H)相同,在构图树脂层5是聚酰亚胺前体层的情况下,将该聚酰亚胺前体层完全地亚胺化,成为聚酰亚胺层8,由此,可得到图2(g)中示出那样的半导体元件安装用中继基板。
再有,在本发明的第2方面中,可在工序(c)与工序(d)之间,作为工序(h)进而设置,使聚酰亚胺前体层不完全地亚胺化的工序。该不完全的程度定为这样的程度,即,通过调整亚胺化条件(加热温度、加热时间等),聚酰亚胺前体层在其后继的工序的实施条件下不受损伤,但可进行其本身的构图。因而,通过设置这样的聚酰亚胺前体层的不完全亚胺化工序,可提高导体电路4的尺寸精度,可提高中继基板的制造成品率。
如上所述,本发明的第2方面的特征在于,利用刻蚀来切断半导体元件安装用中继基板的安装到母板一侧的表面的电镀引线,因而,关于中继基板的半导体元件的安装面及通孔的形成方法,与本发明的第1方面相同,可利用现有技术。
按照本发明,在制造CSP用的基板等的半导体元件安装用中继基板时,不使用冲模以机械方式在中继基板上开孔,能利用刻蚀使各母板连接电极在导电性方面互相独立,而且能尽可能缩短电镀引线。
Claims (7)
1.一种为了将半导体元件安装到母板上而使用的半导体元件安装用中继基板的制造方法,其特征在于,包含以下的工序(A)~(G):
(A)在绝缘性基体材料膜上形成导体电路的工序,该导体电路包含与母板连接用的母板连接电极和为了对该母板连接电极进行电解电镀处理而与该母板连接电极导通的电镀引线;
(B)在该导体电路上形成构图用树脂层的工序;
(C)刻蚀该构图用树脂层以便露出该导体电路的母板连接电极和电镀引线的工序;
(D)用电解电镀抗蚀剂层覆盖已露出的电镀引线的工序;
(E)对已露出的母板连接电极进行电解电镀处理、在母板连接电极上层叠电解电镀金属层的工序;
(F)除去覆盖了电镀引线的电解电镀抗蚀剂层、使电镀引线再次露出的工序;以及
(G)利用刻蚀除去已露出的电镀引线的工序。
2.如权利要求1中所述的制造方法,其特征在于:
构图用树脂层是聚酰亚胺前体层。
3.如权利要求2中所述的制造方法,其特征在于:
在工序(C)与工序(D)之间、或在工序(G)后,包含以下的工序(H),
(H)使聚酰亚胺前体层完全地亚胺化的工序。
4.一种为了将半导体元件安装到母板上而使用的半导体元件安装用中继基板的制造方法,其特征在于,包含以下的工序(a)~(f):
(a)在绝缘性基体材料膜上形成导体电路的工序,该导体电路包含与母板连接用的母板连接电极和为了对该母板连接电极进行电解电镀处理而与该母板连接电极导通的电镀引线;
(b)在该导体电路上形成构图用树脂层的工序;
(c)刻蚀该构图用树脂层以便露出该导体电路的母板连接电极的工序;
(d)对已露出的母板连接电极进行电解电镀处理、在母板连接电极上层叠电解电镀金属层的工序;
(e)刻蚀该构图用树脂层以便露出该导体电路的电镀引线的工序;以及
(f)利用刻蚀除去已露出的电镀引线的工序。
5.如权利要求4中所述的制造方法,其特征在于:
构图用树脂层是聚酰亚胺前体层。
6.如权利要求5中所述的制造方法,其特征在于:
在工序(f)后,还包含工序(g),
(g)使聚酰亚胺前体层完全地亚胺化的工序。
7.如权利要求6中所述的制造方法,其特征在于:
在工序(c)与工序(d)之间、或在工序(d)与工序(e)之间,还包含工序(h),
(h)使聚酰亚胺前体层不完全地亚胺化的工序。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11164148A JP2000353760A (ja) | 1999-06-10 | 1999-06-10 | 半導体素子搭載用中継基板の製造方法 |
JP164148/1999 | 1999-06-10 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1277458A true CN1277458A (zh) | 2000-12-20 |
CN1149649C CN1149649C (zh) | 2004-05-12 |
Family
ID=15787664
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB001180827A Expired - Lifetime CN1149649C (zh) | 1999-06-10 | 2000-06-09 | 半导体元件安装用中继基板的制造方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US6312614B1 (zh) |
JP (1) | JP2000353760A (zh) |
KR (1) | KR100783340B1 (zh) |
CN (1) | CN1149649C (zh) |
TW (1) | TW521417B (zh) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100424844C (zh) * | 2002-02-08 | 2008-10-08 | 三星电机株式会社 | 印刷电路板条板的制造方法 |
CN100459079C (zh) * | 2005-12-12 | 2009-02-04 | 精工爱普生株式会社 | 配线衬底的制造方法 |
CN100547778C (zh) * | 2006-02-23 | 2009-10-07 | 艾格瑞系统有限公司 | 柔性电路衬底及形成方法以及包括柔性电路衬底的组件 |
CN101861054A (zh) * | 2010-04-08 | 2010-10-13 | 冠锋电子科技(梅州)有限公司 | 去除镀金插头引线的方法 |
CN104347780A (zh) * | 2013-08-06 | 2015-02-11 | 惠州市华阳光电技术有限公司 | 一种板上芯片的基板及其制造工艺 |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3357875B1 (ja) * | 2001-06-29 | 2002-12-16 | 株式会社リョウワ | 電解メッキ方法及びプリント配線基板の製造方法 |
KR100476409B1 (ko) * | 2002-06-07 | 2005-03-16 | 엘지전자 주식회사 | 인쇄회로기판의 도금방법 |
US20040007386A1 (en) * | 2002-07-11 | 2004-01-15 | S & S Technology Corporation | Structure of printed circuit board (PCB) |
KR20050050849A (ko) * | 2003-11-26 | 2005-06-01 | 삼성전기주식회사 | 도금 인입선이 없는 인쇄회로기판 제조 방법 |
TWI237534B (en) * | 2004-05-07 | 2005-08-01 | Advanced Semiconductor Eng | Fabrication method of a printed circuit board |
US7105918B2 (en) * | 2004-07-29 | 2006-09-12 | Micron Technology, Inc. | Interposer with flexible solder pad elements and methods of manufacturing the same |
JP2008181702A (ja) * | 2007-01-23 | 2008-08-07 | Mitsumi Electric Co Ltd | 電池パック及び電池保護モジュール及び電池保護モジュール用基板の製造方法 |
TWI334320B (en) * | 2007-07-16 | 2010-12-01 | Nanya Technology Corp | Fabricating method of gold finger of circuit board |
JP2009147270A (ja) * | 2007-12-18 | 2009-07-02 | Nec Electronics Corp | 配線基板の製造方法、配線基板、および半導体装置 |
JP5188289B2 (ja) * | 2008-06-26 | 2013-04-24 | ラピスセミコンダクタ株式会社 | プリント基板の製造方法 |
JP5334607B2 (ja) * | 2008-12-25 | 2013-11-06 | 京セラ株式会社 | 配線基板及び配線基板の製造方法並びにプローブカード |
TWI560840B (en) * | 2014-10-30 | 2016-12-01 | Winbond Electronics Corp | Flexible microsystem structure |
US9412692B2 (en) | 2015-01-13 | 2016-08-09 | Winbond Electronics Corp. | Flexible microsystem structure |
US20190104618A1 (en) * | 2016-03-22 | 2019-04-04 | Jun Yang | Method for solvent-free printing conductors on substrate |
KR102050939B1 (ko) | 2019-10-15 | 2020-01-08 | 주식회사 동원파츠 | 마찰교반용접을 이용한 중계기 제조방법 |
CN111065210A (zh) * | 2019-12-25 | 2020-04-24 | 上海嘉捷通电路科技股份有限公司 | 一种代替手工挑pcb工艺导线的方法 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6318355A (ja) | 1986-07-10 | 1988-01-26 | Konica Corp | 電子写真感光体 |
JPH04109693A (ja) * | 1990-08-30 | 1992-04-10 | Tanaka Kikinzoku Kogyo Kk | 白金回路基板の製造方法 |
US5480048A (en) * | 1992-09-04 | 1996-01-02 | Hitachi, Ltd. | Multilayer wiring board fabricating method |
US5509553A (en) * | 1994-04-22 | 1996-04-23 | Litel Instruments | Direct etch processes for the manufacture of high density multichip modules |
JPH0951155A (ja) | 1995-08-08 | 1997-02-18 | Mitsui Toatsu Chem Inc | ソルダーマスクの形成方法 |
US5733466A (en) * | 1996-02-06 | 1998-03-31 | International Business Machines Corporation | Electrolytic method of depositing gold connectors on a printed circuit board |
DE19610723A1 (de) * | 1996-03-19 | 1997-09-25 | Bayer Ag | Elektrolumineszierende Anordnungen unter Verwendung von Blendsystemen |
JPH1070353A (ja) * | 1996-08-26 | 1998-03-10 | Sumitomo Metal Mining Co Ltd | 銅被覆ポリイミド基板を用いた電子回路基板の製造方法 |
JPH10188817A (ja) * | 1996-12-25 | 1998-07-21 | Canon Inc | 素子回路基板および画像形成装置とその製造法 |
JPH1117331A (ja) * | 1997-06-26 | 1999-01-22 | Nippon Mektron Ltd | 可撓性回路基板の製造法 |
KR980000010A (ko) * | 1997-10-20 | 1998-03-30 | 유연광 | 메밀의 재배방법 |
-
1999
- 1999-06-10 JP JP11164148A patent/JP2000353760A/ja active Pending
-
2000
- 2000-05-25 US US09/577,883 patent/US6312614B1/en not_active Expired - Fee Related
- 2000-05-29 TW TW089110389A patent/TW521417B/zh not_active IP Right Cessation
- 2000-06-07 KR KR1020000031053A patent/KR100783340B1/ko active IP Right Grant
- 2000-06-09 CN CNB001180827A patent/CN1149649C/zh not_active Expired - Lifetime
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100424844C (zh) * | 2002-02-08 | 2008-10-08 | 三星电机株式会社 | 印刷电路板条板的制造方法 |
CN100459079C (zh) * | 2005-12-12 | 2009-02-04 | 精工爱普生株式会社 | 配线衬底的制造方法 |
CN100547778C (zh) * | 2006-02-23 | 2009-10-07 | 艾格瑞系统有限公司 | 柔性电路衬底及形成方法以及包括柔性电路衬底的组件 |
CN101861054A (zh) * | 2010-04-08 | 2010-10-13 | 冠锋电子科技(梅州)有限公司 | 去除镀金插头引线的方法 |
CN104347780A (zh) * | 2013-08-06 | 2015-02-11 | 惠州市华阳光电技术有限公司 | 一种板上芯片的基板及其制造工艺 |
CN104347780B (zh) * | 2013-08-06 | 2018-12-04 | 惠州市华阳光电技术有限公司 | 一种板上芯片的基板及其制造工艺 |
Also Published As
Publication number | Publication date |
---|---|
KR100783340B1 (ko) | 2007-12-07 |
US6312614B1 (en) | 2001-11-06 |
TW521417B (en) | 2003-02-21 |
JP2000353760A (ja) | 2000-12-19 |
KR20010007271A (ko) | 2001-01-26 |
CN1149649C (zh) | 2004-05-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1149649C (zh) | 半导体元件安装用中继基板的制造方法 | |
CN1601611A (zh) | 带电路的悬浮支架基板及其制造方法 | |
JP2004013738A5 (zh) | ||
CN1841686A (zh) | 柔性印刷线路板的制造方法以及柔性印刷线路板 | |
CN1377219A (zh) | 电路装置的制造方法 | |
CN1185913C (zh) | 带有凸块的布线电路板及其制造方法 | |
CN1171300C (zh) | 带有凸点的布线电路基板的制造方法和凸点形成方法 | |
CN1175480C (zh) | 半导体装置及其制造方法 | |
CN1186807C (zh) | 电路装置的制造方法 | |
CN1433571A (zh) | 半导体器件,用于在半导体上制造电路的金属叠层板和制造电路的方法 | |
CN1231971C (zh) | 表面安装型片式半导体器件和制造方法 | |
CN114190002A (zh) | 一种柔性封装基板半埋入式厚铜精细线路的成型方法 | |
US20070269929A1 (en) | Method of reducing stress on a semiconductor die with a distributed plating pattern | |
CN102111964B (zh) | 电路板制作方法 | |
KR100333775B1 (ko) | 전기 절연 지지대상에 금속 전도체 모델을 형성하기 위한 방법 | |
US20070126108A1 (en) | External connection structure for semiconductor package, and method for manufacturing the same | |
CN1366684A (zh) | 片状电感器的制造方法 | |
CN1364051A (zh) | 柔性布线板及其制造方法 | |
CN1497691A (zh) | 电路装置的制造方法 | |
CN113113319B (zh) | 引线框架及其制作方法 | |
CN115190701A (zh) | 一种埋入式线路封装基板及其加工方法 | |
CN1494369A (zh) | 印刷电路板的电镀方法 | |
CN1933117A (zh) | 不具核心介电层的芯片封装体制程 | |
CN1346147A (zh) | 带突起的线路板及其制造方法 | |
US6348142B1 (en) | Electroplating multi-trace circuit board substrates using single tie bar |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CX01 | Expiry of patent term |
Granted publication date: 20040512 |
|
CX01 | Expiry of patent term |