CN110168717A - 一种芯片封装结构及封装方法 - Google Patents

一种芯片封装结构及封装方法 Download PDF

Info

Publication number
CN110168717A
CN110168717A CN201780082456.9A CN201780082456A CN110168717A CN 110168717 A CN110168717 A CN 110168717A CN 201780082456 A CN201780082456 A CN 201780082456A CN 110168717 A CN110168717 A CN 110168717A
Authority
CN
China
Prior art keywords
chip
substrate
bare chip
group
plastics material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201780082456.9A
Other languages
English (en)
Other versions
CN110168717B (zh
Inventor
方建平
廖彦钦
龙浩晖
司晖
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN110168717A publication Critical patent/CN110168717A/zh
Application granted granted Critical
Publication of CN110168717B publication Critical patent/CN110168717B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
    • G06V40/00—Recognition of biometric, human-related or animal-related patterns in image or video data
    • G06V40/10—Human or animal bodies, e.g. vehicle occupants or pedestrians; Body parts, e.g. hands
    • G06V40/12—Fingerprints or palmprints
    • G06V40/13—Sensors therefor
    • G06V40/1329—Protecting the fingerprint sensor against damage caused by the finger
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3185—Partial encapsulation or coating the coating covering also the sidewalls of the semiconductor body
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
    • G06V40/00—Recognition of biometric, human-related or animal-related patterns in image or video data
    • G06V40/10—Human or animal bodies, e.g. vehicle occupants or pedestrians; Body parts, e.g. hands
    • G06V40/12—Fingerprints or palmprints
    • G06V40/13—Sensors therefor
    • G06V40/1318—Sensors therefor using electro-optical elements or layers, e.g. electroluminescent sensing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H01L21/566—Release layers for moulds, e.g. release layers, layers against residue during moulding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13022—Disposition the bump connector being at least partially embedded in the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18162—Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3512—Cracking

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Multimedia (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Geometry (AREA)
  • Manufacturing & Machinery (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Injection Moulding Of Plastics Or The Like (AREA)

Abstract

一种芯片封装结构(400)及封装方法，涉及电子技术领域，可改善封装芯片时产生的翘曲现象。该芯片封装结构(400)包括：裸芯片(41)，以及围绕该裸芯片(41)设置的封装基板(43)，其中，该裸芯片(41)的第一表面上设置有焊点(401)，该裸芯片(41)中除第二表面(402)的剩余表面被注塑材料(42)包裹，该注塑材料(42)内嵌入有该封装基板(43)的至少一组对边，该组对边与该注塑材料(42)的接触面积占该组对边表面积的一半以上，该第二表面(402)为该裸芯片(41)中与该第一表面相对的表面。

Description

PCT国内申请，说明书已公开。

Claims (13)

  1. PCT国内申请，权利要求书已公开。
CN201780082456.9A 2017-10-20 2017-10-20 一种芯片封装结构及封装方法 Active CN110168717B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2017/107030 WO2019075720A1 (zh) 2017-10-20 2017-10-20 一种芯片封装结构及封装方法

Publications (2)

Publication Number Publication Date
CN110168717A true CN110168717A (zh) 2019-08-23
CN110168717B CN110168717B (zh) 2021-08-20

Family

ID=66173052

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201780082456.9A Active CN110168717B (zh) 2017-10-20 2017-10-20 一种芯片封装结构及封装方法

Country Status (6)

Country Link
US (1) US11309227B2 (zh)
EP (1) EP3686926A4 (zh)
JP (1) JP6943358B2 (zh)
KR (1) KR102406916B1 (zh)
CN (1) CN110168717B (zh)
WO (1) WO2019075720A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115600542A (zh) * 2022-11-28 2023-01-13 飞腾信息技术有限公司（Cn） 一种芯片封装结构及其设计方法和相关设备

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1779931A (zh) * 2004-11-22 2006-05-31 矽品精密工业股份有限公司 散热型封装结构及其制法
CN2935472Y (zh) * 2006-08-02 2007-08-15 力成科技股份有限公司 球栅阵列封装结构
CN202633285U (zh) * 2012-05-17 2012-12-26 日月光半导体股份有限公司 堆叠封装的下封装体构造
CN103887251A (zh) * 2014-04-02 2014-06-25 华进半导体封装先导技术研发中心有限公司 扇出型晶圆级封装结构及制造工艺
US20160005628A1 (en) * 2014-07-01 2016-01-07 Freescal Semiconductor, Inc. Wafer level packaging method and integrated electronic package

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5808874A (en) * 1996-05-02 1998-09-15 Tessera, Inc. Microelectronic connections with liquid conductive elements
JP4526983B2 (ja) * 2005-03-15 2010-08-18 新光電気工業株式会社 配線基板の製造方法
JP4904769B2 (ja) 2005-10-21 2012-03-28 富士通セミコンダクター株式会社 半導体装置
KR100818546B1 (ko) * 2006-07-31 2008-04-01 하나 마이크론(주) 이미지 센서 패키지 및 이의 제조방법
JP5005603B2 (ja) 2008-04-03 2012-08-22 新光電気工業株式会社 半導体装置及びその製造方法
JP2011108892A (ja) 2009-11-18 2011-06-02 Renesas Electronics Corp パッケージ構造
US9202769B2 (en) 2009-11-25 2015-12-01 Stats Chippac, Ltd. Semiconductor device and method of forming thermal lid for balancing warpage and thermal management
GB2489100A (en) 2011-03-16 2012-09-19 Validity Sensors Inc Wafer-level packaging for a fingerprint sensor
TW201316462A (zh) 2011-10-13 2013-04-16 矽品精密工業股份有限公司 封裝件及其製法
JP5728423B2 (ja) 2012-03-08 2015-06-03 株式会社東芝 半導体装置の製造方法、半導体集積装置及びその製造方法
US9385102B2 (en) * 2012-09-28 2016-07-05 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming supporting layer over semiconductor die in thin fan-out wafer level chip scale package
JP2015153853A (ja) 2014-02-13 2015-08-24 日立化成株式会社 半導体装置
CN103904044A (zh) 2014-04-02 2014-07-02 华进半导体封装先导技术研发中心有限公司 一种扇出型晶圆级封装结构及制造工艺
TWI591762B (zh) * 2014-06-30 2017-07-11 恆勁科技股份有限公司 封裝裝置及其製作方法
US10068936B2 (en) 2015-11-16 2018-09-04 Sunasic Technologies, Inc. Printed circuit board assembly forming enhanced biometric module and manufacturing method thereof
US10535611B2 (en) * 2015-11-20 2020-01-14 Apple Inc. Substrate-less integrated components
US9818518B2 (en) * 2016-03-31 2017-11-14 Tdk Corporation Composite magnetic sealing material
US9685413B1 (en) * 2016-04-01 2017-06-20 Intel Corporation Semiconductor package having an EMI shielding layer
CN106485236A (zh) 2016-10-31 2017-03-08 维沃移动通信有限公司 一种指纹模组的制作方法、指纹模组及终端
CN107123602B (zh) * 2017-06-12 2019-06-21 江阴长电先进封装有限公司 一种指纹识别芯片的封装结构及其制造方法

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1779931A (zh) * 2004-11-22 2006-05-31 矽品精密工业股份有限公司 散热型封装结构及其制法
CN2935472Y (zh) * 2006-08-02 2007-08-15 力成科技股份有限公司 球栅阵列封装结构
CN202633285U (zh) * 2012-05-17 2012-12-26 日月光半导体股份有限公司 堆叠封装的下封装体构造
CN103887251A (zh) * 2014-04-02 2014-06-25 华进半导体封装先导技术研发中心有限公司 扇出型晶圆级封装结构及制造工艺
US20160005628A1 (en) * 2014-07-01 2016-01-07 Freescal Semiconductor, Inc. Wafer level packaging method and integrated electronic package

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115600542A (zh) * 2022-11-28 2023-01-13 飞腾信息技术有限公司（Cn） 一种芯片封装结构及其设计方法和相关设备

Also Published As

Publication number Publication date
EP3686926A1 (en) 2020-07-29
US20200273770A1 (en) 2020-08-27
JP2020537822A (ja) 2020-12-24
EP3686926A4 (en) 2020-08-05
WO2019075720A1 (zh) 2019-04-25
KR20200073261A (ko) 2020-06-23
JP6943358B2 (ja) 2021-09-29
KR102406916B1 (ko) 2022-06-08
CN110168717B (zh) 2021-08-20
US11309227B2 (en) 2022-04-19

Similar Documents

Publication Publication Date Title
CA2274577C (en) Injection molding encapsulation for an electronic device directly onto a substrate
CN104584209B (zh) 薄型衬底PoP结构
US6444501B1 (en) Two stage transfer molding method to encapsulate MMC module
US7633144B1 (en) Semiconductor package
US20020186549A1 (en) Alternative method used to package multi media card by transfer molding
JPH1056103A (ja) フリップ・チップ・パッケージおよびその製法
US9082607B1 (en) Molded leadframe substrate semiconductor package
US20210296263A1 (en) Semiconductor package structure for improving die warpage and manufacturing method thereof
CN106663674B (zh) 具有模制化合物的集成电路组件
KR20040012896A (ko) 플라스틱 패키지, 배선 보드, 주입 몰드, 전자 구성 요소,플라스틱 패키지 생성 방법
CN110168717A (zh) 一种芯片封装结构及封装方法
JPS6314455A (ja) 半導体装置
EP3714402A1 (en) Fingerprint sensor package with desired component outline and method for manufacturing thereof
US10867158B2 (en) Process for making a fingerprint sensor package module and the fingerprint sensor package module made thereby
US8420450B2 (en) Method of molding semiconductor package
US6818476B2 (en) Insert-moldable heat spreader, semiconductor device using same, and method for manufacturing such semiconductor device
US20080303111A1 (en) Sensor package and method for fabricating the same
TWI728528B (zh) 記憶卡結構及其製造方法
TWI732732B (zh) 記憶卡結構及其製造方法
US20130087901A1 (en) Design for exposed die package
US20200357778A1 (en) Structure of packaging module and method for making packaging module
CN106935516A (zh) 内埋式电子组件的封装结构的制作方法
JP2003085514A (ja) 非接触型電子装置及びその製造方法
EP1397831A1 (en) A method of packaging a semiconductor chip
KR20130132026A (ko) 반도체 패키지 및 그 제조방법

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant