CN109786267A - 半导体封装件和方法 - Google Patents
半导体封装件和方法 Download PDFInfo
- Publication number
- CN109786267A CN109786267A CN201810609924.XA CN201810609924A CN109786267A CN 109786267 A CN109786267 A CN 109786267A CN 201810609924 A CN201810609924 A CN 201810609924A CN 109786267 A CN109786267 A CN 109786267A
- Authority
- CN
- China
- Prior art keywords
- dielectric layer
- metallization pattern
- layer
- connecting part
- conducting connecting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 59
- 239000004065 semiconductor Substances 0.000 title claims abstract description 33
- 238000001465 metallisation Methods 0.000 claims abstract description 134
- 229910000765 intermetallic Inorganic materials 0.000 claims abstract description 37
- 239000000206 moulding compound Substances 0.000 claims abstract description 12
- 239000000463 material Substances 0.000 claims description 70
- 239000004020 conductor Substances 0.000 claims description 48
- 230000015572 biosynthetic process Effects 0.000 claims description 33
- 238000005530 etching Methods 0.000 claims description 14
- 229910052737 gold Inorganic materials 0.000 claims description 11
- 239000010931 gold Substances 0.000 claims description 11
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 10
- 238000000151 deposition Methods 0.000 claims description 7
- 150000002736 metal compounds Chemical class 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 299
- 239000000758 substrate Substances 0.000 description 63
- 238000004806 packaging method and process Methods 0.000 description 59
- 229920002120 photoresistant polymer Polymers 0.000 description 49
- 239000010949 copper Substances 0.000 description 45
- 239000011162 core material Substances 0.000 description 37
- 229910052802 copper Inorganic materials 0.000 description 29
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 28
- 229910052751 metal Inorganic materials 0.000 description 27
- 239000002184 metal Substances 0.000 description 27
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 24
- 229910000679 solder Inorganic materials 0.000 description 24
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 22
- 239000010936 titanium Substances 0.000 description 22
- 229910052719 titanium Inorganic materials 0.000 description 22
- 238000007747 plating Methods 0.000 description 20
- 238000000059 patterning Methods 0.000 description 18
- 230000008569 process Effects 0.000 description 17
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 16
- 238000010992 reflux Methods 0.000 description 15
- 238000004528 spin coating Methods 0.000 description 13
- 238000005516 engineering process Methods 0.000 description 12
- 239000003822 epoxy resin Substances 0.000 description 12
- 229910052759 nickel Inorganic materials 0.000 description 12
- 229920000647 polyepoxide Polymers 0.000 description 12
- 239000000126 substance Substances 0.000 description 12
- 230000004907 flux Effects 0.000 description 11
- 238000005229 chemical vapour deposition Methods 0.000 description 10
- 229910052782 aluminium Inorganic materials 0.000 description 9
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 9
- 239000005360 phosphosilicate glass Substances 0.000 description 9
- 229920000642 polymer Polymers 0.000 description 9
- 239000004411 aluminium Substances 0.000 description 8
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 8
- 239000005388 borosilicate glass Substances 0.000 description 8
- 229920002577 polybenzoxazole Polymers 0.000 description 8
- 239000000377 silicon dioxide Substances 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 7
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 7
- 239000003989 dielectric material Substances 0.000 description 7
- 239000000945 filler Substances 0.000 description 7
- 150000004767 nitrides Chemical class 0.000 description 7
- 229910052760 oxygen Inorganic materials 0.000 description 7
- 239000001301 oxygen Substances 0.000 description 7
- 238000005240 physical vapour deposition Methods 0.000 description 7
- 229920005989 resin Polymers 0.000 description 7
- 239000011347 resin Substances 0.000 description 7
- 239000000565 sealant Substances 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- 238000012360 testing method Methods 0.000 description 7
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 7
- 229910052721 tungsten Inorganic materials 0.000 description 7
- 239000010937 tungsten Substances 0.000 description 7
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 6
- 239000004642 Polyimide Substances 0.000 description 6
- 229910052581 Si3N4 Inorganic materials 0.000 description 6
- 239000000853 adhesive Substances 0.000 description 6
- 230000001070 adhesive effect Effects 0.000 description 6
- 238000004380 ashing Methods 0.000 description 6
- 239000002131 composite material Substances 0.000 description 6
- 238000003475 lamination Methods 0.000 description 6
- 229920001721 polyimide Polymers 0.000 description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 6
- 239000002356 single layer Substances 0.000 description 6
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 5
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 5
- 229910052732 germanium Inorganic materials 0.000 description 5
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 5
- 238000001459 lithography Methods 0.000 description 5
- 238000000465 moulding Methods 0.000 description 5
- 239000003990 capacitor Substances 0.000 description 4
- 230000008859 change Effects 0.000 description 4
- 238000001723 curing Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 3
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- 238000009825 accumulation Methods 0.000 description 3
- 239000013078 crystal Substances 0.000 description 3
- 230000005611 electricity Effects 0.000 description 3
- 238000005538 encapsulation Methods 0.000 description 3
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 229910052763 palladium Inorganic materials 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 3
- 229910010271 silicon carbide Inorganic materials 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- 229910000673 Indium arsenide Inorganic materials 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 2
- 239000002253 acid Substances 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 238000005253 cladding Methods 0.000 description 2
- 238000000748 compression moulding Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 229910003460 diamond Inorganic materials 0.000 description 2
- 239000010432 diamond Substances 0.000 description 2
- 238000001704 evaporation Methods 0.000 description 2
- 239000000835 fiber Substances 0.000 description 2
- 239000003365 glass fiber Substances 0.000 description 2
- 238000007639 printing Methods 0.000 description 2
- 230000000717 retained effect Effects 0.000 description 2
- 238000007789 sealing Methods 0.000 description 2
- 238000007711 solidification Methods 0.000 description 2
- 230000008023 solidification Effects 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 229910052718 tin Inorganic materials 0.000 description 2
- 239000011135 tin Substances 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- XQUPVDVFXZDTLT-UHFFFAOYSA-N 1-[4-[[4-(2,5-dioxopyrrol-1-yl)phenyl]methyl]phenyl]pyrrole-2,5-dione Chemical compound O=C1C=CC(=O)N1C(C=C1)=CC=C1CC1=CC=C(N2C(C=CC2=O)=O)C=C1 XQUPVDVFXZDTLT-UHFFFAOYSA-N 0.000 description 1
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- 229910005540 GaP Inorganic materials 0.000 description 1
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 1
- 229910008433 SnCU Inorganic materials 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 238000000231 atomic layer deposition Methods 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- ZTXONRUJVYXVTJ-UHFFFAOYSA-N chromium copper Chemical compound [Cr][Cu][Cr] ZTXONRUJVYXVTJ-UHFFFAOYSA-N 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000001427 coherent effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 230000009969 flowable effect Effects 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 238000011010 flushing procedure Methods 0.000 description 1
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 238000013007 heat curing Methods 0.000 description 1
- 150000003949 imides Chemical class 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 239000002648 laminated material Substances 0.000 description 1
- LQBJWKCYZGMFEV-UHFFFAOYSA-N lead tin Chemical compound [Sn].[Pb] LQBJWKCYZGMFEV-UHFFFAOYSA-N 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 239000012778 molding material Substances 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229920003023 plastic Polymers 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920003192 poly(bis maleimide) Polymers 0.000 description 1
- 238000006116 polymerization reaction Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000011218 segmentation Effects 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- MAKDTFFYCIMFQP-UHFFFAOYSA-N titanium tungsten Chemical compound [Ti].[W] MAKDTFFYCIMFQP-UHFFFAOYSA-N 0.000 description 1
- 238000001721 transfer moulding Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5383—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5385—Assembly of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5386—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1131—Manufacturing methods by local deposition of the material of the bump connector in liquid form
- H01L2224/1132—Screen printing, i.e. using a stencil
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/11334—Manufacturing methods by local deposition of the material of the bump connector in solid form using preformed bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
- H01L2224/1143—Manufacturing methods by blanket deposition of the material of the bump connector in solid form
- H01L2224/11436—Lamination of a preform, e.g. foil, sheet or layer
- H01L2224/1144—Lamination of a preform, e.g. foil, sheet or layer by transfer printing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
- H01L2224/11444—Manufacturing methods by blanket deposition of the material of the bump connector in gaseous form
- H01L2224/1145—Physical vapour deposition [PVD], e.g. evaporation, or sputtering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
- H01L2224/1146—Plating
- H01L2224/11462—Electroplating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/118—Post-treatment of the bump connector
- H01L2224/11848—Thermal treatments, e.g. annealing, controlled cooling
- H01L2224/11849—Reflowing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/16258—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic the bump connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/165—Material
- H01L2224/16501—Material at the bonding interface
- H01L2224/16503—Material at the bonding interface comprising an intermetallic compound
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
- H01L2224/2743—Manufacturing methods by blanket deposition of the material of the layer connector in solid form
- H01L2224/27436—Lamination of a preform, e.g. foil, sheet or layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73257—Bump and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81401—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/81411—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/81455—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/8181—Soldering or alloying involving forming an intermetallic compound at the bonding interface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83102—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92244—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10252—Germanium [Ge]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1027—IV
- H01L2924/10271—Silicon-germanium [SiGe]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1027—IV
- H01L2924/10272—Silicon Carbide [SiC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10329—Gallium arsenide [GaAs]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10331—Gallium phosphide [GaP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10332—Indium antimonide [InSb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10333—Indium arsenide [InAs]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10335—Indium phosphide [InP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3512—Cracking
- H01L2924/35121—Peeling or delaminating
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Ceramic Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
在实施例中,器件包括:背侧再分布结构,背侧再分布结构包括:金属化图案,位于第一介电层上;以及第二介电层,位于金属化图案上;通孔,穿过第一介电层延伸以接触金属化图案;集成电路管芯,邻近第一介电层上的通孔;模塑料,位于第一介电层上,模塑料密封通孔和集成电路管芯;导电连接件,穿过第二介电层延伸以接触金属化图案,导电连接件电连接至通孔;以及金属间化合物,位于导电连接件和金属化图案的界面处,金属间化合物仅部分地延伸至金属化图案内。本发明的实施例还涉及半导体封装件和方法。
Description
技术领域
本发明的实施例涉及半导体封装件和方法。
背景技术
由于各个电组件(例如,晶体管、二极管、电阻器、电容器等)的集成密度的持续改进,半导体工业已经经历了快速增长。对于大部分而言,集成密度的改进来自于最小部件尺寸的连续减小,这使得更多的组件集成到给定的区域。随着对缩小电子器件的需求的增长,对半导体管芯的更小且更具创造性的封装技术的需求也已经出现。这种封装系统的实例是叠层封装(PoP)技术。在PoP器件中,顶部半导体封装件堆叠在底部半导体封装件的顶部上以提供高集成度和组件密度。PoP技术通常能够在印刷电路板(PCB)上产生具有增强的功能和较小的覆盖区的半导体器件。
发明内容
本发明的实施例提供了一种半导体器件,包括:背侧再分布结构,包括:金属化图案,位于第一介电层上;和第二介电层,位于所述金属化图案上;通孔,穿过所述第一介电层延伸以接触所述金属化图案;集成电路管芯,邻近所述第一介电层上的通孔;模塑料,位于所述第一介电层上,所述模塑料密封所述通孔和所述集成电路管芯;导电连接件,穿过所述第二介电层延伸以接触所述金属化图案,所述导电连接件电连接至所述通孔;以及金属间化合物,位于所述导电连接件和所述金属化图案的界面处,所述金属间化合物仅部分地延伸至所述金属化图案内。
本发明的另一实施例提供了一种形成半导体封装件的方法,包括:在第一介电层和第二介电层之间形成金属化图案;图案化穿过所述第一介电层的第一开口,所述第一开口暴露所述金属化图案的第一侧;在所述第一开口中沉积晶种层;图案化穿过所述第二介电层的第二开口,所述第二开口暴露所述金属化图案的第二侧;将导电连接件放置在所述金属化图案的第二侧上的所述第二开口中;以及回流所述导电连接件,从而在所述导电连接件和所述金属化图案的界面处形成金属间化合物,所述金属化图案将所述金属间化合物与所述晶种层分隔开。
本发明的又一实施例提供了一种形成半导体封装件的方法,包括:在第一介电层上形成金属化图案;在所述金属化图案和所述第一介电层上沉积第二介电层;形成穿过所述第二介电层延伸的通孔以接触所述金属化图案的第一侧;在所述第一介电层中蚀刻第一开口,所述第一开口暴露所述金属化图案的第二侧;在所述第一开口中印刷第一可回流材料;以及在所述第一可回流材料上形成第二可回流材料,所述第一可回流材料和所述第二可回流材料包括不同浓度的导电材料;以及回流所述第一可回流材料和所述第二可回流材料以形成穿过所述第一介电层延伸的导电连接件,并且在所述金属化图案和所述导电连接件的界面处形成金属间化合物。
附图说明
当结合附图进行阅读时,从以下详细描述可最佳理解本发明的各个方面。应该指出,根据工业中的标准实践,各个部件未按比例绘制。实际上,为了清楚的讨论,各个部件的尺寸可以任意地增大或减小。
图1、图2、图3、图4、图5、图6、图7、图8、图9、图10、图11、图12、图13、图14、图15和图16示出了根据一些实施例的在用于形成器件封装件的工艺期间的中间步骤的截面图。
图17、图18A、图18B、图18C、图19和图20示出了根据一些实施例的在用于形成封装结构的工艺期间的中间步骤的截面图。
具体实施方式
以下公开内容提供了许多用于实现本发明的不同特征的不同实施例或实例。下面描述了组件和布置的具体实例以简化本发明。当然,这些仅仅是实例,而不旨在限制本发明。例如,以下描述中,在第二部件上方或者上形成第一部件可以包括第一部件和第二部件直接接触形成的实施例,并且也可以包括在第一部件和第二部件之间可以形成额外的部件,从而使得第一部件和第二部件可以不直接接触的实施例。此外,本发明可在各个实施例中重复参考标号和/或字符。该重复是为了简单和清楚的目的,并且其本身不指示所讨论的各个实施例和/或配置之间的关系。
而且,为便于描述,在此可以使用诸如“在…之下”、“在…下方”、“下部”、“在…之上”、“上部”等空间相对术语,以描述如图所示的一个元件或部件与另一个(或另一些)原件或部件的关系。除了图中所示的方位外,空间相对术语旨在包括器件在使用或操作中的不同方位。装置可以以其它方式定向(旋转90度或在其它方位上),而本文使用的空间相对描述符可以同样地作出相应的解释。
根据一些实施例,形成导电连接件以将器件封装件接合至再分布结构的金属化图案。形成暴露金属化图案的开口,并且在开口中形成导电连接件。之后,回流导电连接件以将金属化图案接合至器件封装件。通过控制开口和导电连接件的宽度,可以控制回流期间形成的IMC的厚度。具体地,IMC的厚度控制为小于金属化图案的厚度。因此,可以在随后的测试期间避免下面的晶种层的分层。
图1至图16示出了根据一些实施例的在用于形成第一封装件200的工艺期间的中间步骤的截面图。示出了第一封装区域600和第二封装区域602,并且在每个封装区域中均形成第一封装件200。第一封装件200也可以称为集成扇出(InFO)封装件。
在图1中,提供载体衬底100,并且在载体衬底100上形成释放层102。载体衬底100可以是玻璃载体衬底、陶瓷载体衬底等。载体衬底100可以是晶圆,从而使得可以同时在载体衬底100上形成多个封装件。释放层102可以由基于聚合物的材料形成,其可以与载体衬底100一起从在随后的步骤中形成的上面的结构去除。在一些实施例中,释放层102是诸如光热转换(LTHC)释放涂层的基于环氧树脂的热释放材料,该材料在加热时失去其粘合性。在其它实施例中,释放层102可以是紫外(UV)胶,当暴露于UV光时失去其粘合性。释放层102可以以液体形式分配并且被固化,可以是层压在载体衬底100上的层压膜,或可以是类似的。释放层102的顶面可以是齐平的并且可以具有高度的共面性。
在图2中,形成介电层104、金属化图案106(有时称为再分布层或再分布线)和介电层108。介电层104形成在释放层102上。介电层104的底面可以与释放层102的顶面接触。在一些实施例中,介电层104由诸如聚苯并恶唑(PBO)、聚酰亚胺、苯并环丁烯(BCB)等的聚合物形成。在其它实施例中,介电层104由氮化物,诸如氮化硅;氧化物,诸如氧化硅、磷硅酸盐玻璃(PSG)、硼硅酸盐玻璃(BSG)、硼掺杂的磷硅酸盐玻璃(BPSG)等;等形成。可以通过诸如旋涂、化学汽相沉积(CVD)、层压等或它们的组合的任何可接受的沉积工艺形成介电层104。
金属化图案106形成在介电层104上。作为形成金属化图案106的实例,在介电层104上方形成晶种层(未示出)。在一些实施例中,晶种层是金属层,其可以是单层或包括由不同材料形成的多个子层的复合层。在一些实施例中,晶种层包括钛层和位于钛层上方的铜层。可以使用例如PVD等形成晶种层。之后,在晶种层上形成并且图案化光刻胶。光刻胶可以通过旋涂等形成,并且可以暴露于光以用于图案化。光刻胶的图案对应于金属化图案106。图案化形成穿过光刻胶的开口以暴露晶种层。在光刻胶的开口中和晶种层的暴露部分上形成导电材料。可以通过诸如电镀或化学镀等的镀形成导电材料。导电材料可以包括如铜、钛、钨、铝等的金属。之后,去除光刻胶和晶种层的其上未形成导电材料的部分。可以通过可接受的灰化或剥离工艺(诸如使用氧等离子体等)去除光刻胶。一旦去除光刻胶,则诸如通过使用可接受的蚀刻工艺(诸如湿或干蚀刻)去除晶种层的暴露部分。晶种层的剩余部分和导电材料形成金属化图案106。
介电层108形成在金属化图案106和介电层104上。在一些实施例中,介电层108由聚合物形成,聚合物可以是可以使用光刻掩模图案化的诸如PBO、聚酰亚胺、BCB等的光敏材料。在其它实施例中,介电层108由氮化物,诸如氮化硅;氧化物,诸如氧化硅、PSG、BSG、BPSG;等形成。可以通过旋涂、层压、CVD等或它们的组合形成介电层108。之后,图案化介电层108以形成暴露金属化图案106的部分的开口。可以通过可接受的工艺图案化,诸如当介电层是光敏材料时通过将介电层108暴露于光或通过例如使用各向异性蚀刻的蚀刻。
介电层104和108以及金属化图案106可以称为背侧再分布结构110。在所示的实施例中,背侧再分布结构110包括两个介电层104和108以及一个金属化图案106。在其它实施例中,背侧再分布结构110可以包括任何数量的介电层、金属化图案和导电通孔。通过重复用于形成金属化图案106和介电层108的工艺,可以在背侧再分布结构110中形成一个或多个额外的金属化图案和介电层。可以在通过在下面的介电层的开口中形成金属化图案的晶种层和导电材料的金属化图案的形成期间形成导电通孔(未示出)。因此,导电通孔可以互连并且电连接各个金属化图案。
在图3中,形成通孔112。作为形成通孔112的实例,在背侧再分布结构110上方(例如,在介电层108和由开口109暴露的金属化图案106的部分上)形成晶种层113(在下面图18A至图18C中示出)。在一些实施例中,晶种层113是金属层,其可以是单层或包括由不同材料形成的多个子层的复合层。在一些实施例中,晶种层113包括钛层和位于钛层上方的铜层。可以使用例如PVD等形成晶种层113。在晶种层113上形成并且图案化光刻胶。光刻胶可以通过旋涂等形成,并且可以暴露于光以用于图案化。光刻胶的图案对应于通孔。图案化形成穿过光刻胶的开口以暴露晶种层113。在光刻胶的开口中和晶种层113的暴露部分上形成导电材料。可以通过诸如电镀或化学镀等的镀形成导电材料。导电材料可以包括如铜、钛、钨、铝等的金属。去除光刻胶和晶种层113的其上未形成导电材料的部分。可以通过可接受的灰化或剥离工艺(诸如使用氧等离子体等)去除光刻胶。一旦去除光刻胶,则诸如通过使用可接受的蚀刻工艺(诸如湿或干蚀刻)去除晶种层113的暴露部分。晶种层113的剩余部分和导电材料形成通孔112。
在图4中,通过粘合剂116将集成电路管芯114粘合至介电层108。集成电路管芯114可以是逻辑管芯(例如,中央处理单元、微控制器等)、存储器管芯(例如,动态随机存取存储器(DRAM)管芯、静态随机存取存储器(SRAM)管芯等)、电源管理管芯(例如,电源管理集成电路(PMIC)管芯)、射频(RF)管芯、传感器管芯、微电子机械系统(MEMS)管芯、信号处理管芯(例如,数字信号处理(DSP)管芯)、前端管芯(例如,模拟前端(AFE)管芯)等或它们的组合。而且,在一些实施例中,集成电路管芯114可以具有不同的尺寸(例如,不同的高度和/或表面积),并且在其它实施例中,集成电路管芯114可以具有相同的尺寸(例如,相同的高度和/或表面积)。
在粘合至介电层108之前,可以根据可应用的制造工艺处理集成电路管芯114以在集成电路管芯114中形成集成电路。例如,集成电路管芯114每个均包括半导体衬底118,半导体衬底118诸如掺杂或未掺杂的硅或绝缘体上半导体(SOI)衬底的有源层。半导体衬底可以包括其它半导体材料,诸如锗;化合物半导体,包括碳化硅、砷化镓、磷化镓、磷化铟、砷化铟和/或锑化铟;合金半导体,包括SiGe、GaAsP、AlInAs、AlGaAs、GaInAs、GaInP和/或GaInAsP;或它们的组合。也可以使用诸如多层衬底或梯度衬底的其它衬底。诸如晶体管、二极管、电容器、电阻器等的器件可以形成在半导体衬底118中和/或上,并且可以通过互连结构120互连以形成集成电路,互连结构120由例如半导体衬底118上的一个或多个介电层中的金属化图案形成。
集成电路管芯114还包括制成外部连接的焊盘122,诸如铝焊盘。焊盘122位于可以称为集成电路管芯114的相应的有源侧的位置上。钝化膜124位于集成电路管芯114上并且位于焊盘122的部分上。开口穿过钝化膜124至焊盘122。诸如导电柱(例如,包括诸如铜的金属)的管芯连接件126位于穿过钝化膜124的开口中并且机械地和电连接至相应的焊盘122。可以通过例如镀等形成管芯连接件126。管芯连接件126电连接集成电路管芯114的相应的集成电路。
介电材料128位于集成电路管芯114的有源侧上,诸如位于钝化膜124和管芯连接件126上。介电材料128横向密封管芯连接件126,并且介电材料128与相应的集成电路管芯114横向共末端。介电材料128可以是聚合物,诸如PBO、聚酰亚胺、BCB等;氮化物,诸如氮化硅等;氧化物,诸如氧化硅、PSG、BSG、BPSG等;等或它们的组合,并且可以例如通过旋涂、层压、CVD等形成。
粘合剂116位于集成电路管芯114的背侧上并且将集成电路管芯114粘合至背侧再分布结构110,诸如介电层108。粘合剂116可以是任何合适的粘合剂、环氧树脂、管芯附着膜(DAF)等。粘合剂116可以施加至集成电路管芯114的背侧(诸如相应的半导体晶圆的背侧)或可以施加在载体衬底100的表面上方。集成电路管芯114可以诸如通过锯切或切割被分割并且使用例如拾取和放置工具通过粘合剂116粘合至介电层108。
虽然在第一封装区域600和第二封装区域602的每个中示出为粘合两个集成电路管芯114,但是应该理解,可以在每个封装区域中粘合更多或更少的集成电路管芯114。例如,可以在每个区域中仅粘合一个集成电路管芯114。此外,集成电路管芯114的尺寸可以不同。在一些实施例中,集成电路管芯114可以是具有较大的覆盖区的管芯,诸如片上系统(SoC)器件。在集成电路管芯114具有较大的覆盖区的实施例中,可用于封装区域中的通孔112的空间可能受到限制。当封装区域具有可用于通孔112的有限空间时,使用背侧再分布结构110允许改进互连布置。
在图5中,在各种组件上形成密封剂130。密封剂130可以是模塑料、环氧树脂等,并且可以通过压缩模塑、转移模塑等施加。密封剂130可以形成在载体衬底100上方,从而掩埋或覆盖通孔112和/或集成电路管芯114的管芯连接件126。之后,固化密封剂130。
在图6中,对密封剂130实施平坦化工艺以暴露通孔112和管芯连接件126。平坦化工艺也可以研磨介电材料128。在平坦化工艺之后,通孔112、管芯连接件126、介电材料128和密封剂130的顶面共面。平坦化工艺可以是例如化学机械抛光(CMP)、研磨工艺等。在一些实施例中,例如,如果已经暴露通孔112和管芯连接件126,则可以省略平坦化。
在图7至图14中,形成前侧再分布结构132。如将示出的,前侧再分布结构132包括介电层134、140、146和152,并且也包括金属化图案138、144和150。金属化图案也可以称为再分布层或再分布线并且包括导电通孔和导线(未单独标记)。
在图7中,可以在密封剂130、通孔112和管芯连接件126上沉积介电层134。在一些实施例中,介电层134由聚合物形成,聚合物可以是可以使用光刻掩模图案化的诸如PBO、聚酰亚胺、BCB等的光敏材料。在其它实施例中,介电层134由氮化物,诸如氮化硅;氧化物,诸如氧化硅、PSG、BSG、BPSG;等形成。可以通过旋涂、层压、CVD等或它们的组合形成介电层134。
之后,图案化介电层134。图案化形成暴露通孔112和管芯连接件126的部分的开口136。可以通过可接受的工艺图案化,诸如当介电层134是光敏材料时通过将介电层134暴露于光或通过例如使用各向异性蚀刻的蚀刻。如果介电层134是光敏材料,则可以在曝光之后显影介电层134。
在图8中,在介电层134上形成具有通孔的金属化图案138。作为形成金属化图案138的实例,在介电层134上方和穿过介电层134的开口136中形成晶种层(未示出)。在一些实施例中,晶种层是金属层,其可以是单层或包括由不同材料形成的多个子层的复合层。在一些实施例中,晶种层包括钛层和位于钛层上方的铜层。可以使用例如PVD等形成晶种层。之后,在晶种层上形成并且图案化光刻胶。光刻胶可以通过旋涂等形成,并且可以暴露于光以用于图案化。光刻胶的图案对应于金属化图案138。图案化形成穿过光刻胶的开口以暴露晶种层。在光刻胶的开口中和晶种层的暴露部分上形成导电材料。可以通过诸如电镀或化学镀等的镀形成导电材料。导电材料可以包括如铜、钛、钨、铝等的金属。之后,去除光刻胶和晶种层的其上未形成导电材料的部分。可以通过可接受的灰化或剥离工艺(诸如使用氧等离子体等)去除光刻胶。一旦去除光刻胶,则诸如通过使用可接受的蚀刻工艺(诸如湿或干蚀刻)去除晶种层的暴露部分。晶种层的剩余部分和导电材料形成金属化图案138和通孔。在穿过介电层134至例如通孔112和/或管芯连接件126的开口136中形成通孔。
在图9中,在金属化图案138和介电层134上沉积介电层140。在一些实施例中,介电层140由聚合物形成,聚合物可以是可以使用光刻掩模图案化的诸如PBO、聚酰亚胺、BCB等的光敏材料。在其它实施例中,介电层140由氮化物,诸如氮化硅;氧化物,诸如氧化硅、PSG、BSG、BPSG;等形成。可以通过旋涂、层压、CVD等或它们的组合形成介电层140。
之后,图案化介电层140。图案化形成暴露金属化图案138的部分的开口142。可以通过可接受的工艺图案化,诸如当介电层140是光敏材料时通过将介电层140暴露于光或通过例如使用各向异性蚀刻的蚀刻。如果介电层140是光敏材料,则可以在曝光之后显影介电层140。
在图10中,在介电层140上形成具有通孔的金属化图案144。作为形成金属化图案144的实例,在介电层140上方和穿过介电层140的开口142中形成晶种层(未示出)。在一些实施例中,晶种层是金属层,其可以是单层或包括由不同材料形成的多个子层的复合层。在一些实施例中,晶种层包括钛层和位于钛层上方的铜层。可以使用例如PVD等形成晶种层。之后,在晶种层上形成并且图案化光刻胶。光刻胶可以通过旋涂等形成,并且可以暴露于光以用于图案化。光刻胶的图案对应于金属化图案144。图案化形成穿过光刻胶的开口以暴露晶种层。在光刻胶的开口中和晶种层的暴露部分上形成导电材料。可以通过诸如电镀或化学镀等的镀形成导电材料。导电材料可以包括如铜、钛、钨、铝等的金属。之后,去除光刻胶和晶种层的其上未形成导电材料的部分。可以通过可接受的灰化或剥离工艺(诸如使用氧等离子体等)去除光刻胶。一旦去除光刻胶,则诸如通过使用可接受的蚀刻工艺(诸如湿或干蚀刻)去除晶种层的暴露部分。晶种层的剩余部分和导电材料形成金属化图案144和通孔。在穿过介电层140至例如金属化图案138的部分的开口142中形成通孔。
在图11中,在金属化图案144和介电层140上沉积介电层146。在一些实施例中,介电层146由聚合物形成,聚合物可以是可以使用光刻掩模图案化的诸如PBO、聚酰亚胺、BCB等的光敏材料。在其它实施例中,介电层146由氮化物,诸如氮化硅;氧化物,诸如氧化硅、PSG、BSG、BPSG;等形成。可以通过旋涂、层压、CVD等或它们的组合形成介电层146。
之后,图案化介电层146。图案化形成暴露金属化图案144的部分的开口148。可以通过可接受的工艺图案化,诸如当介电层146是光敏材料时通过将介电层146暴露于光或通过例如使用各向异性蚀刻的蚀刻。如果介电层146是光敏材料,则可以在曝光之后显影介电层146。
在图12中,在介电层146上形成具有通孔的金属化图案150。作为形成金属化图案150的实例,在介电层146上方和穿过介电层146的开口148中形成晶种层(未示出)。在一些实施例中,晶种层是金属层,其可以是单层或包括由不同材料形成的多个子层的复合层。在一些实施例中,晶种层包括钛层和位于钛层上方的铜层。可以使用例如PVD等形成晶种层。之后,在晶种层上形成并且图案化光刻胶。光刻胶可以通过旋涂等形成,并且可以暴露于光以用于图案化。光刻胶的图案对应于金属化图案150。图案化形成穿过光刻胶的开口以暴露晶种层。在光刻胶的开口中和晶种层的暴露部分上形成导电材料。可以通过诸如电镀或化学镀等的镀形成导电材料。导电材料可以包括如铜、钛、钨、铝等的金属。之后,去除光刻胶和晶种层的其上未形成导电材料的部分。可以通过可接受的灰化或剥离工艺(诸如使用氧等离子体等)去除光刻胶。一旦去除光刻胶,则诸如通过使用可接受的蚀刻工艺(诸如湿或干蚀刻)去除晶种层的暴露部分。晶种层的剩余部分和导电材料形成金属化图案150和通孔。在穿过介电层146至例如金属化图案144的部分的开口中形成通孔。
在图13中,在金属化图案150和介电层146上沉积介电层152。在一些实施例中,介电层152由聚合物形成,聚合物可以是可以使用光刻掩模图案化的诸如PBO、聚酰亚胺、BCB等的光敏材料。在其它实施例中,介电层152由氮化物,诸如氮化硅;氧化物,诸如氧化硅、PSG、BSG、BPSG;等形成。可以通过旋涂、层压、CVD等或它们的组合形成介电层152。
之后,图案化介电层152。图案化形成暴露金属化图案150的部分的开口154。可以通过可接受的工艺图案化,诸如当介电层152是光敏材料时通过将介电层152暴露于光或通过例如使用各向异性蚀刻的蚀刻。如果介电层152是光敏材料,则可以在曝光之后显影介电层152。开口154可以宽于开口136、142、148。
在图14中,在介电层152上形成凸块下金属(UBM)156。在示出的实施例中,UBM 156形成为穿过开口154,开口154穿过介电层152至金属化图案150。作为形成UBM 156的实例,在介电层152上方形成晶种层(未示出)。在一些实施例中,晶种层是金属层,其可以是单层或包括由不同材料形成的多个子层的复合层。在一些实施例中,晶种层包括钛层和位于钛层上方的铜层。可以使用例如PVD等形成晶种层。之后,在晶种层上形成并且图案化光刻胶。光刻胶可以通过旋涂等形成,并且可以暴露于光以用于图案化。光刻胶的图案对应于UBM156。图案化形成穿过光刻胶的开口以暴露晶种层。在光刻胶的开口中和晶种层的暴露部分上形成导电材料。可以通过诸如电镀或化学镀等的镀形成导电材料。导电材料可以包括如铜、钛、钨、铝等的金属。之后,去除光刻胶和晶种层的其上未形成导电材料的部分。可以通过可接受的灰化或剥离工艺(诸如使用氧等离子体等)去除光刻胶。一旦去除光刻胶,则诸如通过使用可接受的蚀刻工艺(诸如湿或干蚀刻)去除晶种层的暴露部分。晶种层的剩余部分和导电材料形成UBM 156。在不同地形成UBM 156的实施例中,可以利用更多的光刻胶和图案化步骤。
前侧再分布结构132示出为实例。可以在前侧再分布结构132中形成更多或更少的介电层和金属化图案。如果要形成更少的介电层和金属化图案,则可以省略以上讨论的步骤和工艺。如果要形成更多的介电层和金属化图案,则可以重复以上讨论的步骤和工艺。本领域普通技术人员将容易理解,可以省略或重复哪些步骤和工艺。
在图15中,在UBM 156上形成导电连接件158。导电连接件158可以是BGA连接件、焊球、金属柱、可控塌陷芯片连接(C4)凸块、微凸块、化学镀镍-化学镀钯浸金技术(ENEPIG)形成的凸块等。导电连接件158可以包括诸如焊料、铜、铝、金、镍、银、钯、锡等或它们的组合的导电材料。在一些实施例中,可以通过首先由诸如蒸发、电镀、印刷、焊料转移、球植等常用的方法形成焊料层来形成导电连接件158。一旦已经在结构上形成焊料层,则可以实施回流以将材料成形为期望的凸块形状。在另一实施例中,导电连接件158是通过溅射、印刷、电镀、化学镀、CVD等形成的金属柱(诸如铜柱)。金属柱可以是无焊料的并且具有基本垂直的侧壁。在一些实施例中,在金属柱的顶部上形成金属覆盖层(未示出)。金属覆盖层可以包括镍、锡、锡铅、金、银、钯、铟、镍-钯-金、镍-金等或它们的组合,并且可以通过镀工艺形成。
在图16中,实施载体衬底脱粘以将载体衬底100从背侧再分布结构110(例如,介电层104)分离(脱粘)。从而在第一封装区域600和第二封装区域602的每个中形成第一封装件200。根据一些实施例,脱粘包括将诸如激光或UV光的光投射到释放层102上,使得释放层102在光的热量下分解,并且可以去除载体衬底100。之后,翻转该结构并且放置在带160上。此外,穿过介电层104形成暴露金属化图案106的部分的开口162。可以例如使用激光钻孔、蚀刻等形成开口162。
图17至图20示出了根据一些实施例的在用于形成封装结构500的工艺期间的中间步骤的截面图。封装结构500可以称为叠层封装(PoP)结构。
在图17中,将第二封装件300附接至第一封装件200。第二封装件300包括衬底302和连接至衬底302的一个或多个堆叠管芯308(308A和308B)。虽然示出了管芯308(308A和308B)的单个堆叠件,但是在其它实施例中,多个堆叠管芯308(每个均具有一个或多个堆叠管芯)可以并排设置为连接至衬底302的同一表面。衬底302可以由诸如硅、锗、金刚石等的半导体材料制成。在一些实施例中,也可以使用诸如硅锗、碳化硅、砷化镓、砷化铟、磷化铟、碳化硅锗、磷砷化镓、磷化镓铟、这些的组合等的化合物材料。此外,衬底302可以是绝缘体上硅(SOI)衬底。通常,SOI衬底包括诸如外延硅、锗、硅锗、SOI、绝缘体上硅锗(SGOI)或它们的组合的半导体材料层。在一个可选实施例中,衬底302是基于诸如玻璃纤维增强树脂芯的绝缘芯。芯材料的一个实例是诸如FR4的玻璃纤维树脂。芯材料的可选物质包括双马来酰亚胺-三嗪(BT)树脂或者其它印刷电路板(PCB)材料或薄膜。对于衬底302,可以使用诸如味之素积聚膜(ABF)或其它层压材料的积聚膜。
衬底302可以包括有源和无源器件(未示出)。如本领域普通技术人员将意识到,诸如晶体管、电容器、电阻器、这些的组合等的多种器件可以用于生成用于第二封装件300的设计的结构和功能需求。可以使用任何合适的方法形成该器件。
衬底302也可以包括金属化层(未示出)和通孔306。金属化层可以形成在有源和无源器件上方并且被设计为连接各个器件以形成功能电路。金属化层可以由电介质(例如,低k介电材料)和导电材料(例如,铜)(其具有互连导电材料层的通孔)的交替层形成,并且可以通过任何合适的工艺(诸如沉积、镶嵌、双镶嵌等)形成。在一些实施例中,衬底302基本没有有源和无源器件。
衬底302可以具有位于衬底302的第一侧上以连接至堆叠管芯308的接合焊盘303,以及位于衬底302的第二侧上以连接至导电连接件314的接合焊盘304,第二侧与衬底302的第一侧相对。在一些实施例中,通过在衬底302的第一侧和第二侧上的介电层(未示出)中形成凹槽(未示出)来形成接合焊盘303和304。凹槽可以形成为允许接合焊盘303和304嵌入至介电层内。在其它实施例中,由于接合焊盘303和304可以形成在介电层上,因此省略凹槽。在一些实施例中,接合焊盘303和304包括由铜、钛、镍、金、钯等或它们的组合制成的薄晶种层(未示出)。可以在薄晶种层上方沉积接合焊盘303和304的导电材料。可以通过电化学镀工艺、化学镀工艺、CVD、ALD、PVD等或它们的组合来形成导电材料。在实施例中,接合焊盘303和304的导电材料是铜、钨、铝、银、金等或它们的组合。
在实施例中,接合焊盘303和304是UBM,其包括三个导电材料层,诸如钛层、铜层和镍层。例如,接合焊盘304可以由铜形成,可以形成在钛层(未示出)上,并且具有镍饰面层305。镍饰面层305可以改进器件封装件300的储存寿命,当器件封装件300是诸如DRAM模块的存储器器件时,这可能是特别有利的。然而,本领域普通技术人员将意识到,存在适合于形成接合焊盘303和304的许多合适的材料和层布置,诸如铬/铬-铜合金/铜/金的布置、钛/钛钨/铜的布置或铜/镍/金的布置。可以用于接合焊盘303和304的任何合适的材料或材料层均完全旨在包括在本申请的范围内。在一些实施例中,通孔306穿过衬底302延伸并且将至少一个接合焊盘303连接至至少一个接合焊盘304。
在示出的实施例中,通过引线接合310将堆叠管芯308连接至衬底302,但是也可以使用诸如导电凸块的其它连接。在实施例中,堆叠管芯308是堆叠的存储器管芯。例如,堆叠管芯308可以是诸如低功率(LP)双数据率(DDR)存储器模块(诸如LPDDR1、LPDDR2、LPDDR3、LPDDR4等存储器模块)的存储器管芯。如上所述,在这种实施例中,接合焊盘304可以具有镍饰面层305。
堆叠管芯308和引线接合310可以由模塑材料312密封。可以例如使用压缩模塑将模塑材料312模塑在堆叠管芯308和引线接合310上。在一些实施例中,模塑材料312是模塑料、聚合物、环氧树脂、氧化硅填充材料等或它们的组合。可以实施固化步骤以固化模塑材料312;固化工艺可以是热固化、UV固化等或它们的组合。
在一些实施例中,将堆叠管芯308和引线接合310埋在模塑材料312中,并且在模塑材料312的固化之后,实施诸如研磨的平坦化步骤以去除模塑材料312的过量部分并且为第二封装件300提供基本平坦的表面。
在形成第二封装件300之后,通过导电连接件314、接合焊盘304和金属化图案106将第二封装件300机械和电接合至第一封装件200。在一些实施例中,可以通过引线接合310、接合焊盘303和304、通孔306、导电连接件314和通孔112将堆叠管芯308连接至集成电路管芯114。图18A至图18C是示出在用导电连接件314接合第一封装件200和第二封装件300的工艺期间的区域650的更多细节的截面图。
在图18A中,在开口162中的每个暴露的金属化图案106上形成可回流层402。可回流层402可以是焊料层(有时称为预焊料层)、焊膏等。在实施例中,可回流层402是含Cu的预焊料材料,诸如SnCu、SnAgCu等或它们的组合,并且可以印刷至暴露的金属化图案106上,但是可以利用诸如电镀或化学镀的其它工艺。可回流层402的Cu浓度可以在从约5%至约10%。在一些实施例中,可回流层402完全填充或过填充开口162,并且在其它实施例中,可回流层402仅部分地填充开口162。开口162形成为宽度W1在从约230μm至约260μm,诸如约250μm。因此,每个开口162中的可回流层402的部分也具有宽度W1。
在图18B中,在背侧再分布结构110的背侧上方、可回流层402上形成可回流连接件404。可回流连接件404可以与导电连接件158类似。例如,可以通过首先由诸如蒸发、电镀、印刷、焊料转移、球植等常用的方法形成焊料层来形成可回流连接件404。一旦已经在结构上形成焊料层,则可以实施回流以将材料成形为期望的凸块形状。可回流连接件404基本不含Cu或非常少的Cu。具体地,可回流层402的Cu浓度大于可流动连接件404的Cu浓度。在形成之后,可回流连接件404具有在从约250μm至约320μm(诸如约300μm)的宽度W2。
在一些实施例中,在形成之后,可回流连接件404涂覆有焊剂(未示出),诸如免洗焊剂。可以将可回流连接件404浸入焊剂中,或可以将焊剂喷射至可回流焊连接件404上。在另一实施例中,可以将焊剂施加至金属化图案106的表面。
在图18C中,实施回流工艺以通过例如焊料接合将第二封装件300接合至第一封装件200。在该回流工艺期间,回流可回流层402和可回流连接件404以形成导电连接件314。在回流工艺之后,可回流层402和可回流连接件404可以混合并且不能作为单独的结构明显可见。在该回流工艺期间,导电连接件314与接合焊盘304和金属化图案106接触以将第二封装件300物理和电连接至第一封装件200。导电连接件314可以设置在衬底302的与堆叠管芯308相对的一侧上、开口162中。在接合工艺之后,可以在导电连接件314和接合焊盘304之间的界面处形成金属间化合物(IMC)(未示出)。也在金属化图案106和导电连接件314的界面处形成IMC 164。在形成之后,每个IMC 164均具有在从约245μm至约275μm(诸如约255μm)的宽度W3。IMC 164的宽度W3小于导电连接件314的宽度W2,并且可以大于开口162的宽度W1。
在接合焊盘304上形成镍饰面层305的实施例中,回流工艺导致在IMC164的形成期间从金属化图案106消耗更多的Cu。此外,由于镍饰面层305用作阻挡层,因此,基本不从接合焊盘304消耗Cu。因此,根据菲克定律,在形成镍饰面层305的实施例中,导电连接件314具有渐变的Cu浓度。具体地,Cu的浓度可以在从金属化图案106延伸至镍饰面层305的方向上穿过导电连接件314减小。
IMC 164形成为厚度T1,并且背侧再分部结构110的金属化图案106形成为厚度T2。如上所述,开口162形成为宽度W1,并且可回流连接件404形成为宽度W2。形成开口162和可回流连接件404的工艺条件控制为使得宽度W2与宽度W1的比率在特定范围内。控制宽度W2与宽度W1的比率允许控制IMC 164的厚度T1。值得注意的是,宽度W2与宽度W1的比率控制为使得厚度T1小于厚度T2,厚度差为T3。在实施例中,金属化图案106的厚度T2可以在从约6μm至约10μm,诸如约7μm。在这种实施例中,将宽度W2与宽度W1的比率限制为小于约1.53允许IMC164的厚度T1小于金属化图案106的厚度T2。例如,IMC 164的厚度T1可以小于约6.5μm,诸如在从约3μm至约6μm,并且厚度差T3可以大于约0.5μm,诸如在从约1μm至约2.5μm。
在形成导电连接件314之后,可以测试第一封装件200和第二封装件300以确定封装件的可靠性。测试工艺可以使封装件经受高热量。如果IMC164形成为完全穿过金属化图案106,则在高温测试期间可能发生晶种层113的分层。因此,虽然在回流期间可能形成可靠的连接,但是该连接可能在随后的测试期间故障。
因为可回流层402的Cu浓度大于可回流连接件404的Cu浓度,并且因为可回流层402形成有在从约5%至约10%的Cu浓度,所以产生的导电连接件314可以具有在从约0.55%至0.7%的Cu重量浓度,诸如大于约0.5%的重量浓度。这种浓度允许形成IMC 164,但是减少了回流期间从金属化图案106消耗的Cu的量。减少从金属化图案106消耗的Cu的量可以允许一些纯Cu保留在金属化图案106的部分中,避免测试期间晶种层113的分层。
通过使IMC 164的厚度T1形成为小于金属化图案106的厚度T2,在回流工艺之后,一些铜保留设置在IMC 164和晶种层113之间。晶种层113和金属化图案106之间的粘合可以比晶种层113和IMC 164之间的粘合更强。因此,通过形成IMC 164,使得IMC 164不一直延伸至晶种层113,可以在测试期间避免或减少晶种层113的分层。
在一些实施例中,在衬底302的与堆叠管芯308相对的一侧上形成阻焊剂(未示出)。导电连接件314可以设置在阻焊剂中的开口中,以电和机械连接至衬底302中的导电部件(例如,接合焊盘304)。阻焊剂可以用于保护衬底302的区免受外部损坏。
在一些实施例中,导电连接件314可以具有在其上形成的环氧树脂焊剂(未示出),然后回流在将第二封装件300附接至第一封装件200之后剩余的环氧树脂焊剂的至少一些环氧树脂部分。
在一些实施例中,在第一封装件200和第二封装件300之间以及围绕导电连接件314形成底部填充物(未示出)。底部填充物可以减小应力并且保护由导电连接件314的回流产生的接头。底部填充物可以在附接第一封装件200之后通过毛细管流动工艺形成,或可以在附接第一封装件200之前通过合适的沉积方法形成。在形成环氧树脂焊剂的实施例中,环氧树脂焊剂可以用作底部填充物。
在图19中,通过沿着划线区域(例如,在第一封装区域600和第二封装区域602之间)锯切来实施分割工艺316。锯切分割第一封装区域600与第二封装区域602。产生来自第一封装区域600或第二封装区域602的一个的分割的第一封装件200和第二封装件300。在一些实施例中,在第二封装件300附接至第一封装件200之后实施分割工艺316。在其它实施例(未示出)中,在将第二封装件300附接至第一封装件200之前,诸如在将载体衬底100脱粘并且形成开口162之后,实施分割工艺316。
在图20中,使用导电连接件158将第一封装件200安装至封装衬底400。封装衬底400可以由诸如硅、锗、金刚石等的半导体材料制成。可选地,也可以使用诸如硅锗、碳化硅、砷化镓、砷化铟、磷化铟、碳化硅锗、磷砷化镓、磷化镓铟、这些的组合等的化合物材料。此外,封装衬底400可以是SOI衬底。通常,SOI衬底包括诸如外延硅、锗、硅锗、SOI、SGOI或它们的组合的半导体材料层。在一个可选实施例中,封装衬底400是基于诸如玻璃纤维增强树脂芯的绝缘芯。芯材料的一个实例是诸如FR4的玻璃纤维树脂。芯材料的可选物质包括双马来酰亚胺-三嗪(BT)树脂或者其PCB材料或薄膜。对于封装衬底400可以使用诸如ABF或其它层压材料的积聚膜。
封装衬底400可以包括有源和无源器件(未示出)。如本领域普通技术人员将意识到,诸如晶体管、电容器、电阻器、这些的组合等的多种器件可以用于生成用于封装结构500的设计的结构和功能需求。可以使用任何合适的方法形成该器件。
封装衬底400也可以包括金属化层和通孔(未示出)以及位于金属化层和通孔上方的接合焊盘402。金属化层可以形成在有源和无源器件上方并且被设计为连接各个器件以形成功能电路。金属化层可以由电介质(例如,低k介电材料)和导电材料(例如,铜)(其具有互连导电材料层的通孔)的交替层形成,并且可以通过任何合适的工艺(诸如沉积、镶嵌、双镶嵌等)形成。在一些实施例中,封装衬底400基本没有有源和无源器件。
在一些实施例中,回流导电连接件158以将第一封装件200附接至接合焊盘402。导电连接件158将包括封装衬底400中的金属化层的封装衬底400电和/或物理连接至第一封装件200。在一些实施例中,在安装在封装衬底400上之前,可以将无源器件(例如,未示出的表面安装器件(SMD))附接至第一封装件200(例如,接合至接合焊盘402)。在这种实施例中,无源器件可以与导电连接件158接合至第一封装件200的同一表面。
导电连接件158可以具有在其上形成的环氧树脂焊剂(未示出),然后回流在将第一封装件200附接至封装衬底400之后剩余的环氧树脂焊剂的至少一些环氧树脂部分。该剩余的环氧树脂部分可以用作底部填充物以减小应力并且保护由导电连接件158的回流产生的接头。在一些实施例中,可以在第一封装件200和封装衬底400之间以及围绕导电连接件158形成底部填充物(未示出)。底部填充物可以在附接第一封装件200之后通过毛细管流动工艺形成,或可以在附接第一封装件200之前通过合适的沉积方法形成。
实施例可以实现许多优势。控制宽度W2与宽度W1的比率小于1.53可以允许控制IMC164的厚度。值得注意的是,通过使IMC 164的厚度形成为小于金属化图案106的厚度,一些Cu可以保留在导电连接件314和晶种层113之间的金属化图案106中。因此,可以在测试期间减少或避免晶种层113的分层。
在实施例中,器件包括:背侧再分布结构,背侧再分布结构包括:金属化图案,位于第一介电层上;以及第二介电层,位于金属化图案上;通孔,穿过第一介电层延伸以接触金属化图案;集成电路管芯,邻近第一介电层上的通孔;模塑料,位于第一介电层上,模塑料密封通孔和集成电路管芯;导电连接件,穿过第二介电层延伸以接触金属化图案,导电连接件电连接至通孔;以及金属间化合物,位于导电连接件和金属化图案的界面处,金属间化合物仅部分地延伸至金属化图案内。
在一些实施例中,金属化图案具有在从约6μm至约10μm的厚度。在一些实施例中,金属间化合物延伸至金属化图案内的距离小于约6.5m。在一些实施例中,导电连接件和通孔之间的金属化图案的部分具有大于约0.5μm的厚度。在一些实施例中,导电连接件的穿过第二介电层延伸的第一部分具有第一宽度,导电连接件的位于第二介电层外部的第二部分具有第二宽度,并且第二宽度与第一宽度的比率小于1.53。在一些实施例中,导电连接件的穿过第二介电层延伸的第一部分具有第一宽度,金属间化合物具有第二宽度,并且第二宽度大于第一宽度。在一些实施例中,金属化图案具有第三宽度,并且第二宽度小于第三宽度。
在实施例中,方法包括:在第一介电层和第二介电层之间形成金属化图案;图案化穿过第一介电层的第一开口,第一开口暴露金属化图案的第一侧;在第一开口中沉积晶种层;图案化穿过第二介电层的第二开口,第二开口暴露金属化图案的第二侧;将导电连接件放置在金属化图案的第二侧上的第二开口中;以及回流导电连接件,从而在导电连接件和金属化图案的界面处形成金属间化合物,金属化图案将金属间化合物与晶种层分隔开。
在一些实施例中,该方法还包括:将集成电路管芯附接至第一介电层。在一些实施例中,该方法还包括:形成密封集成电路管芯的模塑料;以及在晶种层上镀导电材料,导电材料穿过模塑料延伸并且至少部分地延伸至第一介电层内。在一些实施例中,回流导电连接件用导电连接件将第一衬底接合至金属化图案的第二侧。在一些实施例中,在回流之后,导电连接件包括焊料和铜。在一些实施例中,导电连接件具有渐变的铜浓度,渐变的铜浓度在远离金属化图案延伸的方向上减小。在一些实施例中,导电连接件的穿过第二介电层延伸的第一部分具有第一宽度,导电连接件的位于第二介电层外部的第二部分具有第二宽度,并且第二宽度与第一宽度的比率小于1.53。
在实施例中,方法包括:在第一介电层上形成金属化图案;在金属化图案和第一介电层上沉积第二介电层;形成穿过第二介电层延伸的通孔以接触金属化图案的第一侧;在第一介电层中蚀刻第一开口,第一开口暴露金属化图案的第二侧;在第一开口中印刷第一可回流材料;以及在第一可回流材料上形成第二可回流材料,第一可回流材料和第二可回流材料包括不同浓度的导电材料;以及回流第一可回流材料和第二可回流材料以形成穿过第一介电层延伸的导电连接件以及在金属化图案和导电连接件的界面处形成金属间化合物。
在一些实施例中,形成通孔包括:在第二介电层中蚀刻第二开口,第二开口暴露金属化图案的第一侧;在第二开口中沉积晶种层;以及在晶种层上镀导电材料,导电材料和晶种层形成通孔。在一些实施例中,该方法还包括:将集成电路管芯附接至第二介电层,集成电路管芯邻近通孔;以及用模塑料密封通孔和集成电路管芯。在一些实施例中,该方法还包括:利用导电连接件将衬底附接至金属化图案。在一些实施例中,金属化图案具有在从约6μm至约10μm的厚度。在一些实施例中,第一开口具有第一宽度,导电连接件具有第二宽度,并且第二宽度与第一宽度的比率小于1.53。
上面概述了若干实施例的特征,使得本领域人员可以更好地理解本发明的方面。本领域人员应该理解,它们可以容易地使用本发明作为基础来设计或修改用于实施与本人所介绍实施例相同的目的和/或实现相同优势的其它工艺和结构。本领域技术人员也应该意识到,这种等同构造并不背离本发明的精神和范围,并且在不背离本发明的精神和范围的情况下,本文中它们可以做出多种变化、替换以及改变。
Claims (10)
1.一种半导体器件,包括:
背侧再分布结构,包括:
金属化图案,位于第一介电层上;和
第二介电层,位于所述金属化图案上;
通孔,穿过所述第一介电层延伸以接触所述金属化图案;
集成电路管芯,邻近所述第一介电层上的通孔;
模塑料,位于所述第一介电层上,所述模塑料密封所述通孔和所述集成电路管芯;
导电连接件,穿过所述第二介电层延伸以接触所述金属化图案,所述导电连接件电连接至所述通孔;以及
金属间化合物,位于所述导电连接件和所述金属化图案的界面处,所述金属间化合物仅部分地延伸至所述金属化图案内。
2.根据权利要求1所述的半导体器件,其中,所述金属化图案具有在从6μm至10μm的厚度。
3.根据权利要求2所述的半导体器件,其中,所述金属间化合物延伸至所述金属化图案内的距离小于6.5m。
4.根据权利要求1所述的半导体器件,其中,所述导电连接件和所述通孔之间的所述金属化图案的部分具有大于0.5μm的厚度。
5.根据权利要求1所述的半导体器件,其中,所述导电连接件的穿过所述第二介电层延伸的第一部分具有第一宽度,所述导电连接件的位于所述第二介电层外部的第二部分具有第二宽度,并且所述第二宽度与所述第一宽度的比率小于1.53。
6.根据权利要求1所述的半导体器件,其中,所述导电连接件的穿过所述第二介电层延伸的第一部分具有第一宽度,所述金属间化合物具有第二宽度,并且所述第二宽度大于所述第一宽度。
7.根据权利要求6所述的半导体器件,其中,所述金属化图案具有第三宽度,并且所述第二宽度小于所述第三宽度。
8.一种形成半导体封装件的方法,包括:
在第一介电层和第二介电层之间形成金属化图案;
图案化穿过所述第一介电层的第一开口,所述第一开口暴露所述金属化图案的第一侧;
在所述第一开口中沉积晶种层;
图案化穿过所述第二介电层的第二开口,所述第二开口暴露所述金属化图案的第二侧;
将导电连接件放置在所述金属化图案的第二侧上的所述第二开口中;以及
回流所述导电连接件,从而在所述导电连接件和所述金属化图案的界面处形成金属间化合物,所述金属化图案将所述金属间化合物与所述晶种层分隔开。
9.根据权利要求8所述的方法,还包括:
将集成电路管芯附接至所述第一介电层。
10.一种形成半导体封装件的方法,包括:
在第一介电层上形成金属化图案;
在所述金属化图案和所述第一介电层上沉积第二介电层;
形成穿过所述第二介电层延伸的通孔以接触所述金属化图案的第一侧;
在所述第一介电层中蚀刻第一开口,所述第一开口暴露所述金属化图案的第二侧;
在所述第一开口中印刷第一可回流材料;以及
在所述第一可回流材料上形成第二可回流材料,所述第一可回流材料和所述第二可回流材料包括不同浓度的导电材料;以及
回流所述第一可回流材料和所述第二可回流材料以形成穿过所述第一介电层延伸的导电连接件,并且在所述金属化图案和所述导电连接件的界面处形成金属间化合物。
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201762586413P | 2017-11-15 | 2017-11-15 | |
US62/586,413 | 2017-11-15 | ||
US15/907,869 | 2018-02-28 | ||
US15/907,869 US10784203B2 (en) | 2017-11-15 | 2018-02-28 | Semiconductor package and method |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109786267A true CN109786267A (zh) | 2019-05-21 |
CN109786267B CN109786267B (zh) | 2021-06-15 |
Family
ID=66431411
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201810609924.XA Active CN109786267B (zh) | 2017-11-15 | 2018-06-13 | 半导体封装件和方法 |
Country Status (4)
Country | Link |
---|---|
US (2) | US10784203B2 (zh) |
KR (1) | KR102221322B1 (zh) |
CN (1) | CN109786267B (zh) |
TW (1) | TWI708291B (zh) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112018061A (zh) * | 2019-05-31 | 2020-12-01 | 台湾积体电路制造股份有限公司 | 半导体器件和形成半导体器件方法 |
CN112018065A (zh) * | 2019-05-31 | 2020-12-01 | 台湾积体电路制造股份有限公司 | 集成电路器件及其形成方法 |
CN112582389A (zh) * | 2019-09-27 | 2021-03-30 | 台湾积体电路制造股份有限公司 | 半导体封装件、封装件及其形成方法 |
CN112687670A (zh) * | 2019-10-18 | 2021-04-20 | 台湾积体电路制造股份有限公司 | 集成电路结构及其形成方法 |
CN113078144A (zh) * | 2020-04-16 | 2021-07-06 | 台湾积体电路制造股份有限公司 | 半导体封装件及其形成方法 |
CN113113381A (zh) * | 2020-04-27 | 2021-07-13 | 台湾积体电路制造股份有限公司 | 封装结构及其形成方法 |
CN113140471A (zh) * | 2020-01-17 | 2021-07-20 | 台湾积体电路制造股份有限公司 | 封装件和半导体器件及其制造方法 |
CN113140535A (zh) * | 2020-05-04 | 2021-07-20 | 台湾积体电路制造股份有限公司 | 传感器器件、传感器封装件及其形成方法 |
CN113178392A (zh) * | 2020-03-30 | 2021-07-27 | 台湾积体电路制造股份有限公司 | 半导体器件及其制造方法 |
CN113299628A (zh) * | 2020-05-12 | 2021-08-24 | 台湾积体电路制造股份有限公司 | 封装半导体器件及其形成方法 |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20200015535A (ko) | 2017-05-10 | 2020-02-12 | 쉐인 토마스 맥마흔 | 박막 결정화 방법 |
DE102018105052B4 (de) * | 2017-11-15 | 2022-12-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Halbleiter-Package und Verfahren |
US11062915B2 (en) | 2018-03-29 | 2021-07-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Redistribution structures for semiconductor packages and methods of forming the same |
US10658287B2 (en) * | 2018-05-30 | 2020-05-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device having a tapered protruding pillar portion |
EP3621107A1 (en) * | 2018-09-10 | 2020-03-11 | AT & S Austria Technologie & Systemtechnik Aktiengesellschaft | Component with dielectric layer for embedding in component carrier |
US11139262B2 (en) * | 2019-02-07 | 2021-10-05 | Micron Technology, Inc. | Use of pre-channeled materials for anisotropic conductors |
CN114667807A (zh) * | 2019-10-03 | 2022-06-24 | 勒克斯半导体公司 | 箔上系统装置 |
US11121106B2 (en) * | 2019-10-31 | 2021-09-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and method |
US11614592B2 (en) * | 2020-01-22 | 2023-03-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor devices and methods of manufacture |
US11716117B2 (en) * | 2020-02-14 | 2023-08-01 | Texas Instruments Incorporated | Circuit support structure with integrated isolation circuitry |
US11508665B2 (en) * | 2020-06-23 | 2022-11-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Packages with thick RDLs and thin RDLs stacked alternatingly |
US11842935B2 (en) * | 2021-02-18 | 2023-12-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming a reconstructed package substrate comprising substrates blocks |
US11715717B2 (en) * | 2021-03-18 | 2023-08-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Methods of forming integrated circuit packages having adhesion layers over through vias |
KR20220161767A (ko) * | 2021-05-31 | 2022-12-07 | 삼성전자주식회사 | 반도체 패키지 장치 |
US11848234B2 (en) * | 2021-08-26 | 2023-12-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor package and method comprising formation of redistribution structure and interconnecting die |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101379618A (zh) * | 2006-02-03 | 2009-03-04 | 德州仪器公司 | 具有改进的焊料接合的半导体装置 |
US20110122592A1 (en) * | 2009-11-24 | 2011-05-26 | Sanka Ganesan | First-level interconnects with slender columns, and processes of forming same |
US20170250171A1 (en) * | 2016-02-25 | 2017-08-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package and rework process for the same |
CN108292610A (zh) * | 2015-09-25 | 2018-07-17 | 英特尔公司 | 使用富含铋的焊料的电子组合件 |
Family Cites Families (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1600249A1 (en) | 2004-05-27 | 2005-11-30 | Koninklijke Philips Electronics N.V. | Composition of a solder, and method of manufacturing a solder connection |
US7601612B1 (en) * | 2005-10-24 | 2009-10-13 | Globalfoundries Inc. | Method for forming solder joints for a flip chip assembly |
US8072059B2 (en) | 2006-04-19 | 2011-12-06 | Stats Chippac, Ltd. | Semiconductor device and method of forming UBM fixed relative to interconnect structure for alignment of semiconductor die |
US8759964B2 (en) | 2007-07-17 | 2014-06-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer level package structure and fabrication methods |
KR101006619B1 (ko) * | 2008-10-20 | 2011-01-07 | 삼성전기주식회사 | 라운드형 솔더범프를 갖는 인쇄회로기판 및 그 제조방법 |
US9985150B2 (en) | 2010-04-07 | 2018-05-29 | Shimadzu Corporation | Radiation detector and method of manufacturing the same |
US9048233B2 (en) | 2010-05-26 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems having interposers |
US8361842B2 (en) | 2010-07-30 | 2013-01-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Embedded wafer-level bonding approaches |
US9064879B2 (en) | 2010-10-14 | 2015-06-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods and structures using a die attach film |
US8884431B2 (en) | 2011-09-09 | 2014-11-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods and structures for semiconductor devices |
US20120248599A1 (en) | 2011-03-28 | 2012-10-04 | Ring Matthew A | Reliable solder bump coupling within a chip scale package |
US8829676B2 (en) | 2011-06-28 | 2014-09-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure for wafer level package |
US9000584B2 (en) | 2011-12-28 | 2015-04-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor device with a molding compound and a method of forming the same |
US8680647B2 (en) | 2011-12-29 | 2014-03-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages with passive devices and methods of forming the same |
US20170221830A1 (en) * | 2011-12-30 | 2017-08-03 | Deca Technologies Inc. | Fully molded peripheral package on package device |
KR20130123682A (ko) | 2012-05-03 | 2013-11-13 | 삼성전자주식회사 | 반도체 패키지 및 이의 제조 방법 |
US8703542B2 (en) | 2012-05-18 | 2014-04-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer-level packaging mechanisms |
US9991190B2 (en) | 2012-05-18 | 2018-06-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging with interposer frame |
US8809996B2 (en) | 2012-06-29 | 2014-08-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package with passive devices and method of forming the same |
US8785299B2 (en) | 2012-11-30 | 2014-07-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package with a fan-out structure and method of forming the same |
US9368438B2 (en) * | 2012-12-28 | 2016-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package on package (PoP) bonding structures |
US8803306B1 (en) | 2013-01-18 | 2014-08-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out package structure and methods for forming the same |
US8778738B1 (en) | 2013-02-19 | 2014-07-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor devices and packaging devices and methods |
US9263511B2 (en) | 2013-02-11 | 2016-02-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package with metal-insulator-metal capacitor and method of manufacturing the same |
US9048222B2 (en) | 2013-03-06 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating interconnect structure for package-on-package devices |
US9368460B2 (en) | 2013-03-15 | 2016-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and method for forming same |
US8877554B2 (en) | 2013-03-15 | 2014-11-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor devices, methods of packaging semiconductor devices, and PoP devices |
US9633869B2 (en) * | 2013-08-16 | 2017-04-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages with interposers and methods for forming the same |
KR20150040577A (ko) | 2013-10-07 | 2015-04-15 | 삼성전기주식회사 | 패키지 기판 |
US9252065B2 (en) * | 2013-11-22 | 2016-02-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Mechanisms for forming package structure |
US9520370B2 (en) | 2014-05-20 | 2016-12-13 | Micron Technology, Inc. | Methods of forming semiconductor device assemblies and interconnect structures, and related semiconductor device assemblies and interconnect structures |
US10032704B2 (en) * | 2015-02-13 | 2018-07-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Reducing cracking by adjusting opening size in pop packages |
WO2017160231A1 (en) | 2016-03-14 | 2017-09-21 | Agency For Science, Technology And Research | Semiconductor package and method of forming the same |
-
2018
- 2018-02-28 US US15/907,869 patent/US10784203B2/en active Active
- 2018-05-31 KR KR1020180062684A patent/KR102221322B1/ko active IP Right Grant
- 2018-06-13 TW TW107120385A patent/TWI708291B/zh active
- 2018-06-13 CN CN201810609924.XA patent/CN109786267B/zh active Active
-
2020
- 2020-09-21 US US17/026,898 patent/US11502039B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101379618A (zh) * | 2006-02-03 | 2009-03-04 | 德州仪器公司 | 具有改进的焊料接合的半导体装置 |
US20110122592A1 (en) * | 2009-11-24 | 2011-05-26 | Sanka Ganesan | First-level interconnects with slender columns, and processes of forming same |
CN108292610A (zh) * | 2015-09-25 | 2018-07-17 | 英特尔公司 | 使用富含铋的焊料的电子组合件 |
US20170250171A1 (en) * | 2016-02-25 | 2017-08-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package and rework process for the same |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112018061A (zh) * | 2019-05-31 | 2020-12-01 | 台湾积体电路制造股份有限公司 | 半导体器件和形成半导体器件方法 |
CN112018065A (zh) * | 2019-05-31 | 2020-12-01 | 台湾积体电路制造股份有限公司 | 集成电路器件及其形成方法 |
CN112018065B (zh) * | 2019-05-31 | 2023-04-07 | 台湾积体电路制造股份有限公司 | 集成电路器件及其形成方法 |
CN112582389A (zh) * | 2019-09-27 | 2021-03-30 | 台湾积体电路制造股份有限公司 | 半导体封装件、封装件及其形成方法 |
CN112687670A (zh) * | 2019-10-18 | 2021-04-20 | 台湾积体电路制造股份有限公司 | 集成电路结构及其形成方法 |
CN112687670B (zh) * | 2019-10-18 | 2023-11-03 | 台湾积体电路制造股份有限公司 | 集成电路结构及其形成方法 |
CN113140471A (zh) * | 2020-01-17 | 2021-07-20 | 台湾积体电路制造股份有限公司 | 封装件和半导体器件及其制造方法 |
CN113178392A (zh) * | 2020-03-30 | 2021-07-27 | 台湾积体电路制造股份有限公司 | 半导体器件及其制造方法 |
CN113178392B (zh) * | 2020-03-30 | 2024-03-29 | 台湾积体电路制造股份有限公司 | 半导体器件及其制造方法 |
CN113078144A (zh) * | 2020-04-16 | 2021-07-06 | 台湾积体电路制造股份有限公司 | 半导体封装件及其形成方法 |
CN113078144B (zh) * | 2020-04-16 | 2023-12-29 | 台湾积体电路制造股份有限公司 | 半导体封装件及其形成方法 |
CN113113381A (zh) * | 2020-04-27 | 2021-07-13 | 台湾积体电路制造股份有限公司 | 封装结构及其形成方法 |
CN113140535A (zh) * | 2020-05-04 | 2021-07-20 | 台湾积体电路制造股份有限公司 | 传感器器件、传感器封装件及其形成方法 |
US11942417B2 (en) | 2020-05-04 | 2024-03-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | Sensor package and method |
CN113299628A (zh) * | 2020-05-12 | 2021-08-24 | 台湾积体电路制造股份有限公司 | 封装半导体器件及其形成方法 |
CN113299628B (zh) * | 2020-05-12 | 2023-08-18 | 台湾积体电路制造股份有限公司 | 封装半导体器件及其形成方法 |
Also Published As
Publication number | Publication date |
---|---|
US20210005554A1 (en) | 2021-01-07 |
CN109786267B (zh) | 2021-06-15 |
KR20190055703A (ko) | 2019-05-23 |
US11502039B2 (en) | 2022-11-15 |
TWI708291B (zh) | 2020-10-21 |
TW201923915A (zh) | 2019-06-16 |
US10784203B2 (en) | 2020-09-22 |
KR102221322B1 (ko) | 2021-03-04 |
US20190148301A1 (en) | 2019-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109786267A (zh) | 半导体封装件和方法 | |
US11682655B2 (en) | Semiconductor packages and methods of forming the same | |
TWI690030B (zh) | 半導體封裝及其形成方法 | |
US11508695B2 (en) | Redistribution layers in semiconductor packages and methods of forming same | |
US20200343193A1 (en) | Semiconductor Package and Method of Forming the Same | |
US20220352086A1 (en) | Dense Redistribution Layers in Semiconductor Packages and Methods of Forming the Same | |
CN108010854B (zh) | 封装件及其形成方法 | |
CN109786268B (zh) | 半导体封装件中的金属化图案及其形成方法 | |
CN109216296A (zh) | 半导体封装件和方法 | |
CN105374693B (zh) | 半导体封装件及其形成方法 | |
TWI689998B (zh) | 半導體封裝及其製造方法 | |
TWI697085B (zh) | 半導體元件及其形成方法 | |
US11158619B2 (en) | Redistribution layers in semiconductor packages and methods of forming same | |
KR102331050B1 (ko) | 반도체 패키지 및 그 형성 방법 | |
TW202008481A (zh) | 形成半導體封裝體的方法 | |
US20230335536A1 (en) | Semiconductor Packages and Methods of Forming the Same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |