CN109545850A - 半导体元件及其制造方法 - Google Patents

半导体元件及其制造方法 Download PDF

Info

Publication number
CN109545850A
CN109545850A CN201711170201.6A CN201711170201A CN109545850A CN 109545850 A CN109545850 A CN 109545850A CN 201711170201 A CN201711170201 A CN 201711170201A CN 109545850 A CN109545850 A CN 109545850A
Authority
CN
China
Prior art keywords
layer
area
dielectric layer
semiconductor element
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201711170201.6A
Other languages
English (en)
Other versions
CN109545850B (zh
Inventor
陈智伟
林恒光
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nuvoton Technology Corp
Original Assignee
Nuvoton Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nuvoton Technology Corp filed Critical Nuvoton Technology Corp
Publication of CN109545850A publication Critical patent/CN109545850A/zh
Application granted granted Critical
Publication of CN109545850B publication Critical patent/CN109545850B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/07Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
    • H01L27/0705Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type
    • H01L27/0727Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type in combination with diodes, or capacitors or resistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/0254Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/2654Bombardment with radiation with high-energy radiation producing ion implantation in AIIIBV compounds
    • H01L21/26546Bombardment with radiation with high-energy radiation producing ion implantation in AIIIBV compounds of electrically active species
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/266Bombardment with radiation with high-energy radiation producing ion implantation using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • H01L21/3245Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering of AIIIBV compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/8252Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using III-V technology
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/8258Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using a combination of technologies covered by H01L21/8206, H01L21/8213, H01L21/822, H01L21/8252, H01L21/8254 or H01L21/8256
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0605Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits made of compound material, e.g. AIIIBV
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • H01L27/0617Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
    • H01L27/0629Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0688Integrated circuits having a three-dimensional layout
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • H01L29/1033Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/4175Source or drain electrodes for field effect devices for lateral devices where the connection to the source or drain region is done through at least one part of the semiconductor substrate thickness, e.g. with connecting sink or with via-hole
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/41766Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66083Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
    • H01L29/66196Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices with an active layer made of a group 13/15 material
    • H01L29/66204Diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66446Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
    • H01L29/66462Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H01L29/7787Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes
    • H01L29/868PIN diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes
    • H01L29/872Schottky diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes
    • H01L29/88Tunnel-effect diodes
    • H01L29/882Resonant tunneling diodes, i.e. RTD, RTBD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003Nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/201Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
    • H01L29/205Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356Disposition, e.g. buried gate electrode
    • H01L29/4236Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

本发明实施例揭示一种半导体元件,包括:基板、二极管、通道层、阻障层、第一介电层、源极、漏极以及栅极。二极管配置于基板上或基板中。通道层配置于二极管上。阻障层配置于通道层上。第一介电层配置于阻障层上。源极通过穿过第一介电层、阻障层以及通道层的第一导通孔电性连接至二极管的第一区域。漏极通过穿过第一介电层、阻障层以及通道层的第二导通孔电性连接至二极管的第二区域。栅极配置于源极与漏极之间的通道层上。

Description

半导体元件及其制造方法
技术领域
本发明是有关于一种集成电路及其制造方法,且特别是有关于一种半导体元件及其制造方法。
背景技术
近年来,以III-V族化合物半导体为基础的高电子迁移率晶体管(high electronmobility transistor,HEMT)元件具备高击穿电压、较大的能隙以及优异的载子迁移率,同时经由极化现象所产生的二维电子气可展现出色的低阻抗传导特性,使得III-V族化合物半导体材料广泛地应用在高频和功率元件。而金属-绝缘体-半导体的高电子迁移率晶体管(Metal-Insulator-Semiconductor HEMT,MIS-HEMT)元件则为HEMT元件中的一种。MIS-HEMT元件在金属与半导体界面处具有栅介电层,其可强化元件效能,例如高的击穿电压、低的栅极漏电流、低的元件阻抗及宽广的栅极操作范围等。
然而,所述栅介电层的结构也会导致额外的界面陷阱效应(interfacetrapping),进而影响MIS-HEMT元件的电性,例如夹止电压(pinch off)飘移、电流衰退(current collapse)、可靠度失效…等问题。所述电性问题使得MIS-HEMT元件的应用受到限制。因此,如何避免MIS-HEMT元件产生界面陷阱效应已然成为重要的一门课题。
发明内容
本发明提供一种半导体元件,其可将MIS-HEMT元件并联二极管,以避免界面陷阱效应,进而提升元件效能。
本发明提供一种半导体元件的制造方法,其通过单芯片整合技术将MIS-HEMT元件与二极管整合在同一芯片上,以大幅降低芯片使用面积,进而达到微型化电子元件的需求。
本发明提供一种半导体元件,包括:基板、二极管、通道层、阻障层、第一介电层、源极、漏极以及栅极。二极管配置于基板上或基板中。所述二极管包括具有第一导电型的第一区域以及具有第二导电型的第二区域,所述第一导电型与所述第二导电型不同。通道层配置于二极管上。阻障层配置于通道层上。第一介电层配置于阻障层上。源极以穿过第一介电层、阻障层以及通道层的第一导通孔电性连接至二极管的第一区域。漏极以穿过第一介电层、阻障层以及通道层的第二导通孔电性连接至二极管的第二区域。栅极配置于源极与漏极之间的通道层上。
本发明提供一种半导体元件,包括:基板、通道层、阻障层、介电层、源极、漏极、栅极、阳极以及阴极。通道层配置于基板上。阻障层配置于所述通道层上。介电层配置于所述阻障层上。源极穿过所述介电层与所述阻障层且电性连接至所述通道层。漏极穿过所述介电层与所述阻障层且电性连接至所述通道层。栅极配置于所述源极与所述漏极之间的所述介电层上。阳极穿过所述介电层且电性连接至所述阻障层,并通过第一内连线电性连接至所述源极。阴极穿过所述介电层与所述阻障层且电性连接至所述通道层,并通过第二内连线电性连接至所述漏极。
本发明提供一种半导体元件的制造方法,其步骤如下。于基板的正面上依序形成通道层、阻障层以及介电层;于所述基板中分别形成具有第一导电型的第一区域与具有第二导电型的第二区域,其中所述第一导电型与所述第二导电型不同;于所述介电层、所述阻障层以及所述通道层中形成第一导通孔,使得源极通过所述第一导通孔电性连接至所述第一区域;于所述介电层、所述阻障层以及所述通道层中形成第二导通孔,使得漏极通过所述第二导通孔电性连接至所述第二区域;以及于所述源极与所述漏极之间的所述介电层上形成栅极。
基于上述,本发明通过单芯片整合技术将MIS-HEMT元件与二极管并联且整合在同一芯片上,其不仅可大幅降低芯片使用面积,还可避免界面陷阱效应,进而提升元件效能。
为让本发明的上述特征和优点能更明显易懂,下文特举实施例,并配合所附图式作详细说明如下。
附图说明
为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的一些实施例,对于本领域技术人员来讲,在不付出创造性劳动性的前提下,还可以根据这些附图获得其他的附图。
图1A至图1E是本发明的第一实施例的一种半导体元件的制造流程剖面示意图。
图2是本发明的第二实施例的一种半导体元件的剖面示意图。
图3是本发明的第三实施例的一种半导体元件的剖面示意图。
图4是本发明的第四实施例的一种半导体元件的剖面示意图。
图5是本发明的第五实施例的一种半导体元件的剖面示意图。
图6是本发明的第六实施例的一种半导体元件的剖面示意图。
图7是本发明的第七实施例的一种半导体元件的剖面示意图。
附图标号:
1、2、3、4、5、6、7:半导体元件
10a、10b、10c、10d:MIS-HEMT元件
20a、20d、20e:P-N结二极管
20b:PIN结二极管
20c:共振穿隧二极管
20f:萧特基二极管
100、200、300:基板
100a、400a、500a:第一区域
100b、400b、500b:第二区域
100c:第三区域
101:第三区域
101a:第一层
101b:第二层
102:缓冲层
104:通道层
105:二维电子气
106:阻障层
108、118:介电层
110、410、510:第一导通孔
112:第一开口
120、420、520:第二导通孔
122:第二开口
130:第三导通孔
132:第三开口
140:退火处理
D:漏极
G:栅极
S:源极
S1:正面
S2:背面
具体实施方式
参照本实施例的图式以更全面地阐述本发明。然而,本发明亦可以各种不同的形式体现,而不应限于本文中所述的实施例。图式中的层与区域的厚度会为了清楚起见而放大。相同或相似的标号表示相同或相似的元件,以下段落将不再赘述。
请参照图1A,本发明的第一实施例提供一种半导体元件的制造方法,其步骤如下。首先,提供基板100,基板100具有彼此相对的正面S1与背面S2。在一实施例中,基板100可视为一成长基板,其材料可例如是蓝宝石(Sapphire)、碳化硅(SiC)、氮化铝(AlN)、硅(Si)、锗(Ge)、砷化镓(GaAs)、磷化铟(InP)、磷化镓(GaP)、氮化镓(GaN)或其组合。在本实施例中,基板100可以是硅基板。
接着,在基板100的正面S1上依序形成缓冲层102、通道层104、阻障层106以及介电层108。在一实施例中,缓冲层102、通道层104、阻障层106以及介电层108的形成方法可以是外延成长法,例如是有机金属化学气相沉积法(Metal-organic Chemical VaporDeposition,MOCVD)或分子束外延法(Molecular Beam Epitaxy,MBE)。
详细地说,缓冲层102可配置于基板100和通道层104之间,以减少基板100和通道层104之间的晶格常数差异与热膨胀系数差异。在一实施例中,缓冲层102的材料包括III族氮化物,例如III-V族化合物半导体材料,并可具有单层或多层结构。在替代实施例中,缓冲层102的材料包括AlN、GaN、AlGaN、InGaN、AlInN、AlGaInN或其组合。
通道层104可配置于缓冲层102和阻障层106之间。由于通道层104与阻障层106之间形成异质结,使得接近阻障层106的通道层104的区域中形成具有高电子迁移率的二维电子气(2DEG)105。在一实施例中,通道层104的材料包括III族氮化物,例如III-V族化合物半导体材料,其可例如是未经掺杂(undoped)或非刻意掺杂(unintentionally doped)的GaN。但本发明不以此为限,在其他实施例中,只要通道层104的材料的能隙与阻障层106的材料的能隙不同,所述通道层104的材料皆为本发明的范畴。
阻障层106可配置于通道层104(或二维电子气105)和介电层108之间。在一实施例中,阻障层106的材料包括III族氮化物,例如III-V族化合物半导体材料,并可具有单层或多层结构。在一实施例中,阻障层106包括AlGaN、AlInN、AlN、AlGaInN或其组合。在一实施例中,阻障层106可以是经掺杂或未经掺杂的层。
介电层108可配置于阻障层106上。在一实施例中,介电层108的材料包括介电材料,并可具有单层或多层结构。在一实施例中,介电层108的材料包括氧化铝(Al2O3)、氮化硅、氧化硅、氮化铝(AlN)或其组合。
请参照图1B,于基板100中分别形成具有第一导电型的第一区域100a与具有第二导电型的第二区域100b。在一实施例中,第一导电型与第二导电型不同。当第一导电型为N型,第二导电型为P型;当第一导电型为P型,第二导电型为N型。P型掺质例如是硼;N型掺质例如是磷或是砷。在本实施例中,是以第一导电型为P型,第二导电型为N型为例来说明,但本发明并不以此为限。
详细地说,于基板100中分别形成第一区域100a与第二区域100b的步骤如下。将基板100的背面S2朝上,于基板100的背面S2上形成第一掩膜图案(未绘示),以覆盖第二区域100b且暴露出第一区域100a。对第一区域100a进行第一离子注入工艺,使得第一区域100a的基板100的导电型转变为P型。在一实施例中,第一区域100a所植入的掺质可例如是硼,掺杂的浓度可例如是1×1018/cm3至1×1020/cm3
移除所述第一掩膜图案后,于基板100的背面S2上形成第二掩膜图案(未绘示),以覆盖第一区域100a且暴露出第二区域100b。对第二区域100b进行第二离子注入工艺,使得第二区域100b的基板100的导电型转变为N型。在一实施例中,第二区域100b所植入的掺质可例如是磷或是砷,掺杂的浓度可例如是1×1018/cm3至1×1020/cm3
在本实施例中,是先形成第一区域100a,随后形成第二区域100b,但本发明不以此为限。在其他实施例中,可先形成第二区域100b,随后形成第一区域100a。在替代实施例中,亦可利用P型基板,进行一道微影工艺与离子注入工艺,以形成N型掺杂区。
需注意的是,如图1B所示,第一区域100a与第二区域100b彼此相连,且构成一整个基板100。在本实施例中,P型的第一区域100a与N型的第二区域100b可构成P-N结二极管20a。所述P-N结二极管20a内埋在基板100中。换言之,整个基板100变成了一个P-N结二极管20a。
请参照图1C,移除所述第二掩膜图案后,将基板100的正面S1朝上。之后,于介电层108、阻障层106、通道层104以及缓冲层102中形成第一导通孔110与第二导通孔120。源极S可通过第一导通孔110电性连接至基板100的第一区域100a。漏极D可通过第二导通孔120电性连接至基板100的第二区域100b。
具体来说,第一导通孔110与第二导通孔120的形成步骤可包括在介电层108上形成第三掩膜图案(未绘示),以定义出第一导通孔110与第二导通孔120的位置。接着,以第三掩膜图案为蚀刻掩膜,移除部分介电层108、部分阻障层106、部分通道层104以及部分缓冲层102,以形成第一开口112与第二开口122。第一开口112暴露出基板100的第一区域100a的部分表面;第二开口122暴露出基板100的第二区域100b的部分表面。之后,通过电镀法或蒸发法,将导电材料填入第一开口112与第二开口122中,以于第一开口112中形成第一导通孔110并于第一导通孔110上形成源极S,且于第二开口122中形成第二导通孔120并于第二导通孔120上形成漏极D。在一实施例中,所述导电材料可包括金属(例如Ta、Ti、W、Pd、Ni、Au、Al或其组合)、金属氮化物(例如TaN、TiN、WN或其组合)、金属硅化物(例如WSix)或其组合。
请参照图1D,移除所述第三掩膜图案后,进行退火(Anneal)处理140。在本实施例中,退火处理140不仅可修复离子注入后的第一区域100a与第二区域100b的晶格损伤,还可分别将第一导通孔110与第二导通孔120中的金属(例如铝)扩散至半导体层(例如第一区域100a、第二区域100b、通道层104等)中,以形成欧姆接触(Ohmic contact)。在一实施例中,退火处理140包括快速热退火处理(RTA)或炉管退火处理。以快速热退火处理为例,快速热退火处理的处理温度可例如是800℃至1000℃;其处理时间可例如是10秒至120秒。
请参照图1E,于源极S与漏极D之间的介电层108上形成栅极G。在一实施例中,栅极G的材料包括导电材料。所述导电材料可包括金属(例如Ta、Ti、W、Pd、Ni、Au、Al或其组合)、金属氮化物(例如TaN、TiN、WN或其组合)、金属硅化物(例如WSix)或其组合。在一实施例中,源极S、漏极D以及栅极G的材料可以相同,但本发明不以此为限。在其他实施例中,源极S、漏极D以及栅极G的材料可彼此不同。
请参照图1E,第一实施例提供一种半导体元件1,包括:基板100、缓冲层102、通道层104、阻障层106、介电层108、源极S、漏极D以及栅极G。缓冲层102、通道层104(其在靠近阻障层106处具有二维电子气105)、阻障层106、介电层108依序配置于基板100的正面S1上。基板100包括彼此相连的第一区域100a与第二区域100b,其构成P-N结二极管20a。源极S通过穿过介电层108、阻障层106、通道层104以及缓冲层102的第一导通孔110电性连接至第一区域100a。漏极D通过穿过介电层108、阻障层106、通道层104以及缓冲层102的第二导通孔120电性连接至第二区域100b。栅极G配置于源极S与漏极D之间的介电层108上。
值得注意的是,本实施例可将P型的第一区域100a与N型的第二区域100b所构成的P-N结二极管20a与MIS-HEMT元件10a并联且整合在同一芯片上,其不仅可大幅降低芯片使用面积,还可避免界面陷阱效应,进而提升元件效能。
图2是本发明的第二实施例的一种半导体元件的剖面示意图。
请参照图2,第二实施例的半导体元件2与第一实施例的半导体元件1基本上相似。上述两者不同之处在于:半导体元件2的基板200更包括第三区域100c,其配置于第一区域100a与第二区域100b之间。在一实施例中,第三区域100c可以是本征区域(intrinsicregion)或非掺杂区域。因此,P型的第一区域100a、N型的第二区域100b以及本征或非掺杂的第三区域100c可构成PIN结二极管20b。所述PIN结二极管20b内埋在基板200中。换言之,整个基板200变成了一个PIN结二极管20b。
在本实施例中,PIN结二极管20b与MIS-HEMT元件10a并联且整合在同一芯片上,其不仅可大幅降低芯片使用面积,还可避免界面陷阱效应,进而提升元件效能。相较于P-N结二极管,所述PIN结二极管20b可承受更大的操作电压(例如10伏特至3000伏特)。
图3是本发明的第三实施例的一种半导体元件的剖面示意图。
请参照图3,第三实施例的半导体元件3与第二实施例的半导体元件2基本上相似。上述两者不同之处在于:半导体元件3的第三区域101包括多层结构,其具有沿着第一区域100a朝着第二区域100b的方向交替排列的多个第一层101a与多个第二层101b。在一实施例中,第一层101a可以是Si层;第二层101b可以是SiGe层。如图3所示,P型的第一区域100a、N型的第二区域100b以及具有多层结构的第三区域101可构成共振穿隧二极管(ResonantTunneling Diode,RTD)20c。所述共振穿隧二极管20c内埋在基板300中。换言之,整个基板300变成了一个共振穿隧二极管20c。
在本实施例中,共振穿隧二极管20c与MIS-HEMT元件10a并联且整合在同一芯片上,其不仅可大幅降低芯片使用面积,还可避免界面陷阱效应,进而提升元件效能。所述共振穿隧二极管20c可增加能带宽度,进而抑制漏电流。
图4是本发明的第四实施例的一种半导体元件的剖面示意图。
请参照图4,第四实施例的半导体元件4与第一实施例的半导体元件1基本上相似。上述两者不同之处在于:半导体元件4的P-N结二极管20d配置在基板100上。具体来说,P-N结二极管20d配置在缓冲层102与通道层104之间。源极S可通过穿过介电层108、阻障层106以及通道层104的第一导通孔410电性连接至第一区域400a。漏极D通过穿过介电层108、阻障层106以及通道层104的第二导通孔420电性连接至第二区域400b。
在本实施例中,PIN结二极管20d与MIS-HEMT元件10b并联且整合在同一芯片上,其不仅可大幅降低芯片使用面积,还可避免界面陷阱效应,进而提升元件效能。
图5是本发明的第五实施例的一种半导体元件的剖面示意图。
请参照图5,第五实施例的半导体元件5与第四实施例的半导体元件4基本上相似。上述两者不同之处在于:半导体元件5的P-N结二极管20e配置在基板100与缓冲层102之间。源极S可通过穿过介电层108、阻障层106、通道层104以及缓冲层102的第一导通孔510电性连接至第一区域500a。漏极D通过穿过介电层108、阻障层106、通道层104以及缓冲层102的第二导通孔520电性连接至第二区域500b。
在本实施例中,P-N结二极管20e与MIS-HEMT元件10a并联且整合在同一芯片上,其不仅可大幅降低芯片使用面积,还可避免界面陷阱效应,进而提升元件效能。
在一实施例中,半导体元件1、2、3、4、5可以是空乏型(D-mode)高电子迁移率晶体管元件。也就是说,在未施加栅极电压下,通道层104中的二维电子气(或载子通道)105可例如是常开(normally-on)状态;而施加栅极电压下,则可关闭此类空乏型高电子迁移率晶体管之通道层104中的二维电子气(或载子通道)105。
图6是本发明的第六实施例的一种半导体元件的剖面示意图。
请参照图6,第六实施例的半导体元件6与第一实施例的半导体元件1基本上相似。上述两者不同之处在于:半导体元件6更包括介电层118,其共形地配置于介电层108与阻障层106中的第三开口132中。将导电材料填入第三开口132,以形成第三导通孔130。在本实施例中,第三导通孔130可视为栅极G。第三开口132中的介电层118位于栅极G与介电层108之间、位于栅极G与阻障层106之间,且位于栅极G与通道层104之间。在一实施例中,第三开口132至少暴露出通道层104的顶面,使得第三开口132下方的通道层104中不形成二维电子气105。在其他实施例中,如图6所示,第三开口132更延伸至通道层104中,使得二维电子气105分别配置于第三开口132的两侧。
另外,介电层118不仅共形覆盖第三开口132的表面,还延伸覆盖介电层108的顶面。在一实施例中,介电层118可视为栅介电层,其可降低栅极G的漏电流,并可通过改变其厚度以调整阈值电压(Threshold Voltage,Vth)。介电层118的材料包括氧化铝(Al2O3)、氮化硅、氧化硅、氮化铝(AlN)或其组合,其形成方法可以是外延成长法,例如是MOCVD或MBE。
此外,如图6所示,半导体元件6的源极S内埋在介电层118、108以及阻障层106中,其通过穿过通道层104以及缓冲层102的第一导通孔110电性连接至第一区域100a。漏极D也是内埋在介电层118、108以及阻障层106中,其通过穿过通道层104以及缓冲层102的第二导通孔120电性连接至第二区域100b。在一实施例中,第一导通孔110及其上方的源极S亦可视为单一源极结构;而第二导通孔120及其上方的漏极D亦可视为单一漏极结构。
在一实施例中,半导体元件6可以是增强型(E-mode)高电子迁移率晶体管元件。也就是说,在未施加栅极电压下,通道层104中的二维电子气(或载子通道)105可例如是常关(normally-off)状态;而施加栅极电压下,则可开启此类增强型型高电子迁移率晶体管之通道层104中的二维电子气(或载子通道)105。另外,在本实施例中,P-N结二极管20a与MIS-HEMT元件10c并联且整合在同一芯片上,其不仅可大幅降低芯片使用面积,还可避免界面陷阱效应,进而提升元件效能。
图7是本发明的第七实施例的一种半导体元件的剖面示意图。
本实施例提供一种半导体元件7,包括基板100、通道层104、阻障层106、介电层108、层间介电层116、源极S、漏极D、栅极G、阳极A以及阴极C。通道层104(其在靠近阻障层106处具有二维电子气105)、阻障层106、介电层108以及层间介电层116依序配置于基板100上。
在一实施例中,源极S可以是导通孔形式,其穿过层间介电层116、介电层108以及阻障层106且电性连接至通道层104。在替代实施例中,如图7所示,源极S亦可延伸至通道层104中,使得二维电子气105位于源极S的两侧。
在一实施例中,漏极D可以是导通孔形式,其穿过层间介电层116、介电层108以及阻障层106的第二导通孔120且电性连接至通道层104。在替代实施例中,如图7所示,漏极D亦可延伸至通道层104中,使得二维电子气105位于漏极D的两侧。
在一实施例中,栅极G可以是导通孔形式,其穿过层间介电层116且配置于源极S与漏极D之间的介电层108上。在一实施例中,阳极A可以是导通孔形式,其穿过层间介电层116与介电层108且电性连接至阻障层106,并通过第一内连线150电性连接至源极S。在一实施例中,阴极C可以是导通孔形式,其穿过层间介电层116、介电层108以及阻障层106且电性连接至通道层104,并通过第二内连线160电性连接至漏极D。在替代实施例中,如图7所示,阴极C亦可延伸至通道层104中,使得二维电子气105位于阴极C的两侧。
在一实施例中,阳极A与阻障层106可构成萧特基二极管(Schottky diode)20f。阴极C与通道层104可构成欧姆接触。因此,所述MIS-HEMT元件10d便可通过第一内连线150以及第二内连线160与萧特基二极管20f并联且整合在同一芯片上。也就是说,本发明可通过内连线的方式可将各种不同元件(不限于MIS-HEMT元件)与各种不同二极管并联且整合在同一芯片上,以降低芯片使用面积。
在其他实施例中,半导体元件7亦可包括缓冲层(未绘示),其配置于基板100和通道层104之间,以减少基板100和通道层104之间的晶格常数差异与热膨胀系数差异。
综上所述,本发明通过单芯片整合技术将MIS-HEMT元件与二极管并联且整合在同一芯片上,其不仅可大幅降低芯片使用面积,还可避免界面陷阱效应,进而提升元件效能。
虽然本发明已以实施例揭露如上,然其并非用以限定本发明,任何所属技术领域中具有通常知识者,在不脱离本发明的精神和范围内,当可作些许的更动与润饰,故本发明的保护范围当视权利要求范围所界定者为准。

Claims (16)

1.一种半导体元件,其特征在于,包括:
二极管,配置于基板上或基板中,其中所述二极管包括具有第一导电型的第一区域以及具有第二导电型的第二区域,所述第一导电型与所述第二导电型不同;
通道层,配置于所述二极管上;
阻障层,配置于所述通道层上;
第一介电层,配置于所述阻障层上;
源极,以穿过所述第一介电层、所述阻障层以及所述通道层的第一导通孔电性连接至所述二极管的所述第一区域;
漏极,以穿过所述第一介电层、所述阻障层以及所述通道层的第二导通孔电性连接至所述二极管的所述第二区域;以及
栅极,配置于所述源极与所述漏极之间的所述通道层上。
2.如权利要求1所述的半导体元件,其特征在于,所述二极管的所述第一区域与所述二极管的所述第二区域彼此相连。
3.如权利要求1所述的半导体元件,其特征在于,所述二极管的所述第一区域与所述二极管的所述第二区域之间具有第三区域,所述第三区域为本征区域或非掺杂区域。
4.如权利要求1所述的半导体元件,其特征在于,所述二极管的所述第一区域与所述二极管的所述第二区域之间具有第三区域,所述第三区域包括多层结构,其具有沿着所述第一区域至所述第二区域的方向交替排列的多个第一层与多个第二层。
5.如权利要求1所述的半导体元件,其特征在于,更包括缓冲层,其位于所述通道层与所述基板之间。
6.如权利要求5所述的半导体元件,其特征在于,所述二极管位于所述通道层与所述缓冲层之间,或者是所述二极管位于所述缓冲层与所述基板之间。
7.如权利要求1所述的半导体元件,其特征在于,所述半导体元件为增强型高电子迁移率晶体管元件,所述增强型高电子迁移率晶体管元件更包括:
第二介电层,共形地配置于所述第一介电层与所述阻障层中的开口中,所述栅极填入所述开口,使得所述开口中的所述第二介电层位于所述栅极与所述第一介电层之间、位于所述栅极与所述阻障层之间,且位于所述栅极与所述通道层之间。
8.一种半导体元件,其特征在于,包括:
通道层,配置于基板上;
阻障层,配置于所述通道层上;
介电层,配置于所述阻障层上;
源极,穿过所述介电层与所述阻障层且电性连接至所述通道层;
漏极,穿过所述介电层与所述阻障层且电性连接至所述通道层;
栅极,配置于所述源极与所述漏极之间的所述介电层上;
阳极,穿过所述介电层且电性连接至所述阻障层,并以第一内连线电性连接至所述源极;以及
阴极,穿过所述介电层与所述阻障层且电性连接至所述通道层,并以第二内连线电性连接至所述漏极。
9.如权利要求8所述的半导体元件,其特征在于,所述阳极与所述阻障层构成萧特基二极管。
10.如权利要求8所述的半导体元件,其特征在于,所述阴极与所述通道层构成欧姆接触。
11.一种半导体元件的制造方法,其特征在于,包括:
于基板的正面上依序形成通道层、阻障层以及介电层;
于所述基板中分别形成具有第一导电型的第一区域与具有第二导电型的第二区域,其中所述第一导电型与所述第二导电型不同;
于所述介电层、所述阻障层以及所述通道层中形成第一导通孔,使得源极通过所述第一导通孔电性连接至所述第一区域;
于所述介电层、所述阻障层以及所述通道层中形成第二导通孔,使得漏极通过所述第二导通孔电性连接至所述第二区域;以及
于所述源极与所述漏极之间的所述介电层上形成栅极。
12.如权利要求11所述的半导体元件的制造方法,其特征在于,于所述基板中分别形成所述第一区域与所述第二区域包括:
于所述基板的所述正面上形成所述介电层之后,于所述基板的背面上形成第一掩膜图案,以覆盖所述第二区域且暴露出所述第一区域;
对所述第一区域进行第一离子注入工艺;
移除所述第一掩膜图案;
于所述基板的所述背面上形成第二掩膜图案,以覆盖所述第一区域且暴露出所述第二区域;以及
对所述第二区域进行第二离子注入工艺。
13.如权利要求11所述的半导体元件的制造方法,其特征在于,所述第一区域与所述第二区域彼此相连。
14.如权利要求11所述的半导体元件的制造方法,其特征在于,所述第一区域与所述第二区域之间具有第三区域,所述第三区域为本征区域、非掺杂区域或多层结构。
15.如权利要求11所述的半导体元件的制造方法,其特征在于,所述第一导通孔与所述第二导通孔的形成方法包括:
于所述介电层上形成第三掩膜图案,以定义出所述第一导通孔与所述第二导通孔的位置;
以所述第三掩膜图案为掩膜,移除部分所述介电层、部分所述阻障层以及部分所述通道层,以形成第一开口与第二开口,所述第一开口暴露出所述基板的所述第一区域的部分表面,而所述第二开口暴露出所述基板的所述第二区域的部分表面;以及
将导电材料填入所述第一开口与所述第二开口中。
16.如权利要求11所述的半导体元件的制造方法,其特征在于,在形成所述第一导通孔与所述第二导通孔之后,更包括进行退火处理。
CN201711170201.6A 2017-09-22 2017-11-22 半导体元件及其制造方法 Active CN109545850B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW106132526 2017-09-22
TW106132526A TWI695418B (zh) 2017-09-22 2017-09-22 半導體元件及其製造方法

Publications (2)

Publication Number Publication Date
CN109545850A true CN109545850A (zh) 2019-03-29
CN109545850B CN109545850B (zh) 2021-12-31

Family

ID=65808253

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201711170201.6A Active CN109545850B (zh) 2017-09-22 2017-11-22 半导体元件及其制造方法

Country Status (3)

Country Link
US (1) US20190096879A1 (zh)
CN (1) CN109545850B (zh)
TW (1) TWI695418B (zh)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112117271A (zh) * 2019-06-19 2020-12-22 意法半导体应用有限公司 包括氮化镓功率晶体管的单片式组件
CN112397584A (zh) * 2019-08-14 2021-02-23 新唐科技股份有限公司 增强型高电子迁移率晶体管元件
CN112956018A (zh) * 2021-01-27 2021-06-11 英诺赛科(苏州)半导体有限公司 半导体器件结构及其制造方法
WO2022110523A1 (zh) * 2020-11-26 2022-06-02 东南大学 一种以雪崩抗冲击的异质结半导体器件
CN117577642A (zh) * 2024-01-17 2024-02-20 深圳市威兆半导体股份有限公司 氮化镓功率器件

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10700188B2 (en) 2017-11-02 2020-06-30 Rohm Co., Ltd. Group III nitride semiconductor device with first and second conductive layers
JP7024534B2 (ja) * 2018-03-20 2022-02-24 富士通株式会社 半導体装置及びその製造方法
IT201800007920A1 (it) * 2018-08-07 2020-02-07 St Microelectronics Srl Metodo di fabbricazione di un dispositivo hemt con ridotta corrente di perdita di gate, e dispositivo hemt
CN111312712A (zh) * 2020-02-25 2020-06-19 英诺赛科(珠海)科技有限公司 半导体器件及其制造方法
JP2021144993A (ja) * 2020-03-10 2021-09-24 富士通株式会社 半導体装置
US11444090B2 (en) * 2020-04-20 2022-09-13 Semiconductor Components Industries, Llc Semiconductor device having a programming element
CN112119505B (zh) * 2020-08-13 2023-03-17 英诺赛科(珠海)科技有限公司 半导体装置结构及其制造方法
CN114496981B (zh) * 2020-10-26 2024-09-20 中芯国际集成电路制造(上海)有限公司 半导体结构及半导体结构的形成方法
CN115332332A (zh) * 2021-05-11 2022-11-11 联华电子股份有限公司 具有较低接触电阻的半导体晶体管结构及其制作方法
US20240213239A1 (en) * 2022-12-21 2024-06-27 Analog Devices, Inc. High-electron-mobility transistor device with integrated p-n layer

Citations (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030049894A1 (en) * 1999-05-07 2003-03-13 University Of Delaware Si-based resonant interband tunneling diodes and method of making interband tunneling diodes
CN101026161A (zh) * 2006-02-24 2007-08-29 株式会社电装 具有igbt和二极管的半导体器件
CN101562182A (zh) * 2008-04-02 2009-10-21 香港科技大学 集成的hemt和横向场效应整流器组合、方法及系统
US20090315075A1 (en) * 2008-06-23 2009-12-24 Sanken Electric Co., Ltd. Semiconductor device
CN101794817A (zh) * 2003-12-30 2010-08-04 飞兆半导体公司 功率半导体器件及制造方法
CN101897029A (zh) * 2007-12-10 2010-11-24 特兰斯夫公司 绝缘栅e模式晶体管
WO2011013500A1 (ja) * 2009-07-30 2011-02-03 住友電気工業株式会社 半導体装置およびその製造方法
US7935609B2 (en) * 2008-08-06 2011-05-03 International Business Machines Corporation Method for fabricating semiconductor device having radiation hardened insulators
US7943450B2 (en) * 2007-09-04 2011-05-17 Texas Instruments Incorporated Gated resonant tunneling diode
CN102403313A (zh) * 2011-08-26 2012-04-04 友达光电股份有限公司 半导体元件及其制作方法
CN102412289A (zh) * 2010-09-21 2012-04-11 株式会社东芝 半导体器件
CN102522386A (zh) * 2011-12-02 2012-06-27 北京大学 栅氧化层界面陷阱密度测试结构及测试方法
US20130032813A1 (en) * 2011-08-04 2013-02-07 Epowersoft, Inc. Method and system for doping control in gallium nitride based devices
US20130087803A1 (en) * 2011-10-06 2013-04-11 Epowersoft, Inc. Monolithically integrated hemt and schottky diode
CN103311243A (zh) * 2012-03-13 2013-09-18 台湾积体电路制造股份有限公司 用于hemt器件的等离子体保护二极管
CN103633150A (zh) * 2008-05-21 2014-03-12 克里公司 具有电流浪涌能力的结势垒肖特基二极管
US20140077263A1 (en) * 2012-09-20 2014-03-20 Kabushiki Kaisha Toshiba Semiconductor device and method for manufacturing same
CN103703566A (zh) * 2011-08-02 2014-04-02 罗姆股份有限公司 半导体装置及其制造方法
CN104037243A (zh) * 2013-03-05 2014-09-10 Lg电子株式会社 太阳能电池
CN104051268A (zh) * 2013-03-15 2014-09-17 飞兆半导体公司 制备半导体结构以及相关器件的方法
CN104183638A (zh) * 2013-05-27 2014-12-03 富士通株式会社 半导体装置和制造半导体装置的方法
CN104205294A (zh) * 2012-02-14 2014-12-10 昆南诺股份有限公司 基于氮化镓纳米线的电子器件
US8927378B2 (en) * 2010-11-11 2015-01-06 International Business Machines Corporation Trench silicide contact with low interface resistance
US20150123138A1 (en) * 2013-11-04 2015-05-07 Avogy, Inc. High power gallium nitride electronics using miscut substrates
US9041065B2 (en) * 2008-12-10 2015-05-26 Transphorm Inc. Semiconductor heterostructure diodes
CN104813479A (zh) * 2012-11-16 2015-07-29 威世通用半导体公司 具有部分凹陷阳极的GaN基肖特基二极管
CN104821340A (zh) * 2014-02-05 2015-08-05 瑞萨电子株式会社 半导体器件
US9130026B2 (en) * 2013-09-03 2015-09-08 Taiwan Semiconductor Manufacturing Co., Ltd. Crystalline layer for passivation of III-N surface
CN104935314A (zh) * 2014-03-17 2015-09-23 英飞凌科技奥地利有限公司 可操作的氮化镓器件
CN105280694A (zh) * 2014-05-27 2016-01-27 晶元光电股份有限公司 半导体功率元件
CN105405761A (zh) * 2014-09-09 2016-03-16 三菱电机株式会社 高电子迁移率晶体管的制造方法
CN105720053A (zh) * 2014-12-17 2016-06-29 英飞凌科技奥地利有限公司 半导体器件和方法
US9396947B2 (en) * 2011-08-25 2016-07-19 Aeroflex Colorado Springs Inc. Wafer structure for electronic integrated circuit manufacturing
CN105826370A (zh) * 2016-05-25 2016-08-03 深圳市华讯方舟科技有限公司 晶体管
WO2016155794A1 (en) * 2015-03-31 2016-10-06 Erik Janzén Heterostructure and method of its production
CN106129106A (zh) * 2016-07-01 2016-11-16 西安电子科技大学 金属氧化物半导体场效应晶体管及其制作方法
CN107104102A (zh) * 2016-02-23 2017-08-29 美国亚德诺半导体公司 化合物半导体电路应用中的瞬态过应力保护的装置和方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4478175B2 (ja) * 2007-06-26 2010-06-09 株式会社東芝 半導体装置
JP2010010262A (ja) * 2008-06-25 2010-01-14 Panasonic Electric Works Co Ltd 半導体装置
SG169922A1 (en) * 2009-09-24 2011-04-29 Taiwan Semiconductor Mfg Improved semiconductor sensor structures with reduced dislocation defect densities and related methods for the same
US8981380B2 (en) * 2010-03-01 2015-03-17 International Rectifier Corporation Monolithic integration of silicon and group III-V devices
JP5696083B2 (ja) * 2012-03-26 2015-04-08 株式会社東芝 窒化物半導体素子及びその製造方法
TWI534911B (zh) * 2014-03-31 2016-05-21 節能元件控股有限公司 高效能絕緣柵雙極電晶體及其製作方法
US9748224B2 (en) * 2014-10-28 2017-08-29 Semiconductor Components Industries, Llc Heterojunction semiconductor device having integrated clamping device
US10128228B1 (en) * 2017-06-22 2018-11-13 Infineon Technologies Americas Corp. Type III-V semiconductor device with integrated diode

Patent Citations (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030049894A1 (en) * 1999-05-07 2003-03-13 University Of Delaware Si-based resonant interband tunneling diodes and method of making interband tunneling diodes
CN101794817A (zh) * 2003-12-30 2010-08-04 飞兆半导体公司 功率半导体器件及制造方法
CN101026161A (zh) * 2006-02-24 2007-08-29 株式会社电装 具有igbt和二极管的半导体器件
US7943450B2 (en) * 2007-09-04 2011-05-17 Texas Instruments Incorporated Gated resonant tunneling diode
CN101897029A (zh) * 2007-12-10 2010-11-24 特兰斯夫公司 绝缘栅e模式晶体管
CN101562182A (zh) * 2008-04-02 2009-10-21 香港科技大学 集成的hemt和横向场效应整流器组合、方法及系统
CN103633150A (zh) * 2008-05-21 2014-03-12 克里公司 具有电流浪涌能力的结势垒肖特基二极管
US20090315075A1 (en) * 2008-06-23 2009-12-24 Sanken Electric Co., Ltd. Semiconductor device
US7935609B2 (en) * 2008-08-06 2011-05-03 International Business Machines Corporation Method for fabricating semiconductor device having radiation hardened insulators
US9041065B2 (en) * 2008-12-10 2015-05-26 Transphorm Inc. Semiconductor heterostructure diodes
WO2011013500A1 (ja) * 2009-07-30 2011-02-03 住友電気工業株式会社 半導体装置およびその製造方法
CN102412289A (zh) * 2010-09-21 2012-04-11 株式会社东芝 半导体器件
US8927378B2 (en) * 2010-11-11 2015-01-06 International Business Machines Corporation Trench silicide contact with low interface resistance
CN103703566A (zh) * 2011-08-02 2014-04-02 罗姆股份有限公司 半导体装置及其制造方法
US20130032813A1 (en) * 2011-08-04 2013-02-07 Epowersoft, Inc. Method and system for doping control in gallium nitride based devices
US9396947B2 (en) * 2011-08-25 2016-07-19 Aeroflex Colorado Springs Inc. Wafer structure for electronic integrated circuit manufacturing
CN102403313A (zh) * 2011-08-26 2012-04-04 友达光电股份有限公司 半导体元件及其制作方法
US20130087803A1 (en) * 2011-10-06 2013-04-11 Epowersoft, Inc. Monolithically integrated hemt and schottky diode
CN102522386A (zh) * 2011-12-02 2012-06-27 北京大学 栅氧化层界面陷阱密度测试结构及测试方法
CN104205294A (zh) * 2012-02-14 2014-12-10 昆南诺股份有限公司 基于氮化镓纳米线的电子器件
CN103311243A (zh) * 2012-03-13 2013-09-18 台湾积体电路制造股份有限公司 用于hemt器件的等离子体保护二极管
US20140077263A1 (en) * 2012-09-20 2014-03-20 Kabushiki Kaisha Toshiba Semiconductor device and method for manufacturing same
CN104813479A (zh) * 2012-11-16 2015-07-29 威世通用半导体公司 具有部分凹陷阳极的GaN基肖特基二极管
CN104037243A (zh) * 2013-03-05 2014-09-10 Lg电子株式会社 太阳能电池
CN104051268A (zh) * 2013-03-15 2014-09-17 飞兆半导体公司 制备半导体结构以及相关器件的方法
CN104183638A (zh) * 2013-05-27 2014-12-03 富士通株式会社 半导体装置和制造半导体装置的方法
US9130026B2 (en) * 2013-09-03 2015-09-08 Taiwan Semiconductor Manufacturing Co., Ltd. Crystalline layer for passivation of III-N surface
US20150123138A1 (en) * 2013-11-04 2015-05-07 Avogy, Inc. High power gallium nitride electronics using miscut substrates
CN104821340A (zh) * 2014-02-05 2015-08-05 瑞萨电子株式会社 半导体器件
CN104935314A (zh) * 2014-03-17 2015-09-23 英飞凌科技奥地利有限公司 可操作的氮化镓器件
CN105280694A (zh) * 2014-05-27 2016-01-27 晶元光电股份有限公司 半导体功率元件
CN105405761A (zh) * 2014-09-09 2016-03-16 三菱电机株式会社 高电子迁移率晶体管的制造方法
CN105720053A (zh) * 2014-12-17 2016-06-29 英飞凌科技奥地利有限公司 半导体器件和方法
WO2016155794A1 (en) * 2015-03-31 2016-10-06 Erik Janzén Heterostructure and method of its production
CN107104102A (zh) * 2016-02-23 2017-08-29 美国亚德诺半导体公司 化合物半导体电路应用中的瞬态过应力保护的装置和方法
CN105826370A (zh) * 2016-05-25 2016-08-03 深圳市华讯方舟科技有限公司 晶体管
CN106129106A (zh) * 2016-07-01 2016-11-16 西安电子科技大学 金属氧化物半导体场效应晶体管及其制作方法

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112117271A (zh) * 2019-06-19 2020-12-22 意法半导体应用有限公司 包括氮化镓功率晶体管的单片式组件
CN112397584A (zh) * 2019-08-14 2021-02-23 新唐科技股份有限公司 增强型高电子迁移率晶体管元件
CN112397584B (zh) * 2019-08-14 2023-09-29 新唐科技股份有限公司 增强型高电子迁移率晶体管元件
WO2022110523A1 (zh) * 2020-11-26 2022-06-02 东南大学 一种以雪崩抗冲击的异质结半导体器件
CN112956018A (zh) * 2021-01-27 2021-06-11 英诺赛科(苏州)半导体有限公司 半导体器件结构及其制造方法
CN112956018B (zh) * 2021-01-27 2022-06-21 英诺赛科(苏州)半导体有限公司 半导体器件结构及其制造方法
CN117577642A (zh) * 2024-01-17 2024-02-20 深圳市威兆半导体股份有限公司 氮化镓功率器件
CN117577642B (zh) * 2024-01-17 2024-03-29 深圳市威兆半导体股份有限公司 氮化镓功率器件

Also Published As

Publication number Publication date
TWI695418B (zh) 2020-06-01
TW201916109A (zh) 2019-04-16
CN109545850B (zh) 2021-12-31
US20190096879A1 (en) 2019-03-28

Similar Documents

Publication Publication Date Title
CN109545850A (zh) 半导体元件及其制造方法
US8946780B2 (en) Ohmic contact schemes for group III-V devices having a two-dimensional electron gas layer
JP6280796B2 (ja) ショットキーダイオードおよび高電子移動度トランジスタを備えた半導体デバイスの製造方法
US9129889B2 (en) High electron mobility semiconductor device and method therefor
US9589951B2 (en) High-electron-mobility transistor with protective diode
US20220149034A1 (en) Microelectronic device and method for making the same
US20140167113A1 (en) Gallium nitride based semiconductor devices and methods of manufacturing the same
US20130240951A1 (en) Gallium nitride superjunction devices
JP2008511172A (ja) 凹部形成された半導体デバイス
US20150123139A1 (en) High electron mobility transistor and method of manufacturing the same
JP2011155221A (ja) 半導体装置およびその製造方法
US20240222444A1 (en) Extrinsic field termination structures for improving reliability of high-voltage, high-power active devices
CN114823888A (zh) 高电子迁移率晶体管及其制作方法
US20240332380A1 (en) Method for fabricating semiconductor device
US9391179B2 (en) Vertical GaN JFET with low gate-drain capacitance and high gate-source capacitance
US9123799B2 (en) Gallium nitride field effect transistor with buried field plate protected lateral channel
CN108352408A (zh) 半导体装置、电子部件、电子设备以及半导体装置的制造方法
KR20140131167A (ko) 질화물 반도체 소자 및 그 제조 방법
KR101480068B1 (ko) 질화물 반도체 소자 및 그 제조방법
CN114175273B (zh) 半导体器件和其制造方法
US20230065509A1 (en) Group iii-v ic with different sheet resistance 2-deg resistors
WO2024011609A1 (en) Semiconductor device and method for manufacturing thereof
US20240222437A1 (en) Manufacturing method of semiconductor device
CN117897818A (zh) 半导体器件及其制造方法
CN118613917A (zh) 半导体器件及其制造方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant