CN109313622B - 用于密集路由线组的向量信令码 - Google Patents
用于密集路由线组的向量信令码 Download PDFInfo
- Publication number
- CN109313622B CN109313622B CN201780038530.7A CN201780038530A CN109313622B CN 109313622 B CN109313622 B CN 109313622B CN 201780038530 A CN201780038530 A CN 201780038530A CN 109313622 B CN109313622 B CN 109313622B
- Authority
- CN
- China
- Prior art keywords
- dense
- subchannel
- routing
- line group
- vectors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
- H04L25/0276—Arrangements for coupling common mode signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0292—Arrangements specific to the receiver end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03343—Arrangements at the transmitter end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4917—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes
- H04L25/4919—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes using balanced multilevel codes
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Dc Digital Transmission (AREA)
Abstract
描述了方法和系统,其中,由第一组多输入比较器(MIC)经多线路总线的第一密集路由线组接收与向量信令码字的第一组符号相对应的信号码元,由第二组MIC经所述多线路总线的第二密集路由线组接收与所述向量信令码字的第二组符号相对应的信号码元,并由全局MIC接收与所述向量信令码字的第一组符号和第二组符号相对应的信号码元。
Description
相关申请的交叉引用
本申请要求申请号为62/328,721,申请日为2016年4月28日,名称为“用于密集路由线组的向量信令码”的美国临时申请的权益,并通过引用将其内容整体并入本文。
参考文献
以下在先申请通过引用整体并入本文,以供所有目的之用:
公开号为2011/0268225,申请号为12/784,414,申请日为2010年5月20日,发明人为Harm Cronie和Amin Shokrollahi,名称为“正交差分向量信令”的美国专利申请,下称《Cronie 1》;
专利号为9100232,授权日为2015年8月4日,发明人为Amin Shokrollahi,AliHormati及Roger Ulrich,名称为“低符号间干扰比低功率芯片间通信方法和装置”的美国专利,下称《Shokrollahi 1》;
申请号为14/612,243,申请日为2015年2月2日,发明人为Amin Shokrollahi,名称为“用于降低最近邻串扰的方法和系统”的美国专利申请,下称《Shokrollahi2》;
申请号为14/796,443,申请日为2015年7月10日,发明人为Amin Shokrollahi及Roger Ulrich,名称为“高信噪比特性向量信令码”的美国专利申请,下称《Shokrollahi3》。
技术领域
本发明实施方式总体涉及通信系统,尤其涉及各组构成互连通信介质的多条线路上的高速数字通信。
背景技术
在通信系统中,信息可从一个物理位置传输至另一物理位置。对于该信息的传输,人们一般希望其可靠,快速,且消耗最少的资源。串行通信链路为最为常用的信息传输介质之一。该链路可基于将地面或其他常用基准作为比较对象的单个有线电路,或者基于将地面或其他常用基准作为比较对象的多个此类有线电路,或者基于相互间作为比较对象的多个电路。
一般情况下,串行通信链路用于在多个时间周期内操作。在每一此类时间周期内,该链路内的一个或多个信号表示(并因此传送)一定量的信息,该信息一般以比特为单位。因此,在高电平下,串行通信链路连接发射器和接收器,并且发射器在每一个时间周期内发送一个或多个信号,接收器接收与所发送信号近似(其原因在于链路内的信号退化、噪声及其他失真)的一个或多个信号。待传送的信息被发射器“消耗”后生成代表信号,而接收器用于从其接收的信号中确定出所传送的信息。在总体不发生误差的情况下,接收器可正确地输出发射器所消耗的比特。
串行通信链路的最佳设计往往取决于其用途。在许多情况下,需要在各种性能参数之间做出权衡取舍,这些参数例如为带宽(每单位时间和/或每一个周期所能传送的比特数)、引脚利用率(一次可传送的比特或比特等同物的数目除以传送所使用的线路数目)、功耗(发射器、信号逻辑、接收器等每传送一个比特所消耗的单位能量数)、抗同步开关输出噪声(Simultaneous Switching Output,SSO)能力及抗串扰能力、以及所期望的误差率。
串行通信链路的一例为差分信令(Differential Signaling,DS)链路。差分信令的工作原理为:在一条线路上发送信号,并在该线路的配对线路上发送所述信号的反信号。此两信号的信息由两条线路之间的差值,而非其相对于地面或其他固定参考的绝对值表示。与单端信令(Single-Ended Signaling,SES)相比,差分信令可抵消串扰及其他共模噪声,从而提高接收器对原始信号的恢复能力。此外,还有多种信令方法可在保留差分信令的所期望特性的同时,实现比差分信令更高的引脚利用率。多种此类方法均同时使用两条以上的线路,而且每条线路均使用二进制信号,但是以比特组的形式进行信息映射。
向量信令为一种信令方法。通过向量信令,多条线路中的多个信号在保持每个信号的独立性的同时可视为一个整体。该整体信号当中的每一信号均称为分量,所述多条线路的数量称为向量的“维数”。在一些实施方式中,与差分信令中的成对线路的情况一样,一条线路中的信号完全取决于另一线路中的信号。因此,在某些情况下,上述向量维数可指多条线路的信号的自由度数,而并非指该多条线路中的线路数目。
在二进制向量信令中,每一分量均具有坐标值(或简称“坐标”),该坐标值为两个可能取值当中之一。举例而言,可将8条单端信令线路视为一个整体,其中,每个分量/线路的取值为信号周期两值中的一值。如此,该二进制向量信令的一个“码字”即对应所述整体分量/线路组的其中一个可能状态。对于给定的向量信令编码方案,有效可取码字的集合称为“向量信令码”或“向量信令向量集”。“二进制向量信令码”即指将信息比特映射至二进制向量的一种映射方法和/或一组映射规则。在上例的8条单端信令线路中,由于每个分量的自由度允许其取值为上述两个可取坐标中的任何一个,该码字集合中的码字的数量为2^8个,即256个。即在单端信令或差分信令链路中,二进制向量信令码所使用的输出驱动器仅需发送两个不同的电压或电流电平,对应于每个向量元素的两个可能坐标值。
在非二进制向量信令中,每个分量的坐标值选自由大于两个的可能取值所组成的组。“非二进制向量信令码”则指将信息比特映射至非二进制向量的一种映射方法和/或一组映射规则。与非二进制向量信令码对应的驱动器能够发送与每个向量输出的所选坐标值对应的多个电压或电流电平。关于向量信令方法的描述例如见《Cronie 1》。
发明内容
在本申请中描述的方法和系统中,由第一组多输入比较器(MIC)经多线路总线的第一密集路由线组(densely-routed wire group)接收与向量信令码字的第一组符号相对应的信号码元,由第二组MIC经所述多线路总线的第二密集路由线组接收与所述向量信令码字的第二组符号相对应的信号码元,并由全局MIC接收与所述向量信令码字的第一组符号和第二组符号相对应的信号码元。
附图说明
图1所示为构成互连通信介质的多条微带线结构的印刷电路迹线。
图2为一种接收器实施方式的框图。
图3为对跨两个线组的子信道进行检测的一种实施方式的框图。
图4为对跨两个线组的子信道进行检测的另一实施方式的框图。
图5为根据一些实施方式的方法流程图。
具体实施方式
《Cronie 1》对正交向量信令进行了阐述。如该文所述,正交向量信令码(也称正交差分向量信令,或ODVS码)可通过如下乘法表达式获得:
(0,x2,...,xn)*M/a (式1)
其中,M为正交的n×n矩阵,该矩阵中,各列除第一位之外的和均为零,x2,...,xn属于描述这些码符的原始调制方式的符集S,a为保证所得向量的所有坐标处于-1和1之间的归一化常数。举例而言,对于二进制调制而言,符集S可选择为{-1,+1};对于三进制调制而言,符集S可选择为{-1,0,1};对于四进制调制而言,符集S可选择为{-3,-1,1,3};对于五进制调制而言,符集S可选择为{-2,-1,0,1,2}。然而,通常无需使用相同的符集S对所有的xi进行调制。以下往往以x表示向量(x2,...,xn),并将其称为消息。
操作中,矩阵M无需正交,只要其满足其所有行均成对正交(即使各行的欧几里德范数不为1)即可。在下文中,我们将这种矩阵称为s-正交(缩放正交)矩阵。
通过矩阵M,可以如下方式实现发送信号的检测。M的所有行均缩放至能够保证该行正元素之和为1。如此,新矩阵D每一行(除第一行)的各元素可用作《Holden I》中所描述的多输入比较器(MIC)的各个系数。例如,如果n=6,而且6条线路上的值(可能为均衡后的值)分别表示为a、b、c、d、e、f,且所述行为[1,1/4,-1/2,1/4,-1/2,0],则多输入比较器将对下值进行计算:
并通过对计算结果进行分割而重构原始的调制符集S。根据该文献,当比较器的输出值集合可无歧义地确定M按上述方式所编码的任何消息x时,则矩阵D所定义的一组多输入比较器即可对M定义的ODVS码进行检测。
在一种非正式的方式中,可根据向量信令码所编码的比特数以及表示所得码字时所需的线路数,对向量信令码进行命名。按照这种方式,《Shokrollahi 1》中阐述的Glasswing码也可称为“5b6w”码,该码的检测矩阵D如下:
由矩阵D所检测的各子信道由该矩阵的第2~6行表示(第1行对应于共模信令,为非使用行),而接收信号线路由该矩阵的第1~6列表示。
当使用传统接收器对此类向量信令码进行检测时,只有当码字的所有码元同时存在时,才能对整个码字进行处理并解码其数据。当构成传输介质的各条线路的传播时间存在偏差(“时滞”)时,将对上述的同时存在性产生影响,从而导致接收检测器的水平和垂直“眼开度”(即因所有码元均存在而能够对码字进行解码的时间)明显减小。为了尽可能减小此类时滞的影响(尤其当数据速率较高时),应该努力使构成向量信令码通信互连介质的所有信号迹线具有相等的路由长度和类似的路由路径。然而,保持如此严格的路由约束条件的难度随线组内线路数的增加而大幅增大,其中,三线或四线线组的路由难度远低于五线或六线线组的路由难度。
此类高速互连应用中通常使用微带线技术,其中,每一互连“线路”均为具有受控阻抗和固定宽度的传输线,而且该传输线通过介电层与地面隔开。此类微带线的截面图如图1所示,其中,信号导体101、102、103、104、105、106与地面100相隔固定距离(由图中未示出的印刷电路板等的介电层隔开),而且每一迹线均具有固定宽度而且与相邻迹线相隔固定间距。
更一般性而言,上述宽度和间距可按照图中所示方式表示为导体112、114、116、122、124、126的迹线宽度w和迹线间距d。其中,迹线间距s为以下详述的一种特殊情况。
分组迹线路由
从上述矩阵D可以看出,第2和第3行表示的子信道向量仅通过第1、第2和第3条线路获得其结果。也就是说,任何一条这些线路与第4、第5和第6线路之间的任何时滞均不对其结果造成影响。对于取决于第4、第5和第6条线路的第4和第5子信道向量而言同样如此,即第1、第2和第3条线路的时滞对其不产生影响。因此,在一种实施方式中,对第1、第2和第3条线路代表的线路组施加严格的三线路由约束条件,而且对第4、第5和第6条线路代表的线路组也施加严格的三线路由约束条件,但不对整个六线组施加此类严格的约束条件。此类线组在本申请称为密集路由线组。
发生于上述子信道的串扰等线路耦合效应可同样归类为发生于:同一密集路由线组内的线路之间;以及与另一线组等的外部耦合源之间。通过转置矩阵D的第二和第三线路信号,以及转置第五和第六线信号,可获得能最大程度减小上述效应的矩阵E。
上述分组方法及相应的改进代码可在每一线组内实现信号发送的相对对称性,这一对称性易于使线路间的正负电容耦合效应达到平衡,从而显著降低同一线组内线路间串扰。如《Shokrollahi 2》中所述的,这种线组间对称性由于能够实现密集路由线组内的局部线路电流平衡,因此还有助于对有可能造成外部电感耦合的线组总发射能量的控制。具体而言,由矩阵E的第2和第3行构成的第一组子信道中,信令码元局部对称(locallysymmetric),或者说在前三条线路之间相互平衡,从而使得在第二行中,+1和-1信号码元处于承载零值或中间值的中心导体的相反两侧。第三行的三导体线组的外侧线路为正值,而中间线路为负值(或者具有相反极性——中间线路为正,外侧线路为负),从而具有局部对称性。类似地,形成另一密集路由线组的第二组三导体的第二组子信道(矩阵E的第4和第5行)同样具有上述线组内对称性。在密集路由线组的数目多于两个的实施方式中,每一线组的共模向量可视为形成跨越各线组的额外子信道,这些线组具有与局部线组内对称性类似的全局线组间对称性。也就是说,与码元为1,0,-1(或1,-2,1)的子信道在三线密集路由线组内具有局部对称性的情形一致,在构成码元为1,1,1,0,0,0,-1,-1,-1或1,1,1,-2,-2,-2,1,1,1的三个三线密集路由线组的9条线路形成的子信道中,各子线组之间存在线组间对称性。
为了实现对残留外部串扰效应的控制,在一种实施方式中,相邻线组之间除了一般的线路间隔之外,还设置额外的隔离间隔。如此,如图1所示,线组110和120之间的间隔为s,而非同一线组内的线路之间的间隔w。在一种实施方式中,当线路宽度w等于5个相对间隔单位时,则线路间隔d为5个单位,线组间隔s为15个单位。因此,采用上述各间隔的两组六线的微带线信号路径112,114,116,122,124,126的总宽度占据65个单位。相比之下,采用类似设计规则的传统六线三差分对的微带线信号路径的总宽度至少为75个单位,而且在采用更为常用的线对间隔时,其宽度可占据高达95个单位。
线组间时滞控制
矩阵D第6行所表示的Glasswing子信道用于将第1、第2和第3线路的加和结果与第4、第5和第6线路的加和结果相比较,即两线组间比较。因此,此两个线组之间的线路路径差异所引入的任何时滞均将对该子信道的结果产生影响。对于工作信号速率为25Gbps(每信号单位间隔40皮秒)的一种代表性实际实施方式而言,每一个三线线组的时滞限制为数皮秒的程度,但线组之间的时滞可高达10~15皮秒。
根据传统的时滞抑制技术,通过在每一线路信号路径内引入可变延迟元件,可将“较快”的线路信号延迟至与“较慢”的线路信号同步。此类可变延迟元件通常采用反相器等的逻辑门组成的链或各独立的码元模拟延迟线路实现。由于目前并没有能够识别快慢线路的方法,因此需要使用一整套的六个可变延迟元件,从而将对成本、电路复杂性和功耗造成较大的影响。
在另一实施方式中,不对实际的线路信号进行延迟,而是对这些线路信号相应的采样时序进行延迟。其中,如图2所示,采用独立的时钟数据对准系统为每一密集路由线组生成采样时序时钟。在图2实施方式中,时钟信号提供于一个差分线路上(该线路与5b6w系统共同构成两个三线密集路由线组,从而使得线数总数为8)。在其他实施方式中,可通过已知时钟恢复技术,从与时钟内嵌子信道相对应的MIC输出中恢复时钟信号。此外,在一些其他实施方式中,可将时钟信号嵌入正交码的子信道中,而且该子信道的码元可承载于单个密集路由线组中。在上述各种实施方式中,假如构成矩阵D的第二和第三行的第一组多输入比较器的结果的采样时间为t,且如果第4、第5和第6条线路比第1、第2和第3条线路例如具有15皮秒的额外延迟,则构成矩阵D第四和第五行的第二组多输入比较器的结果的采样时间为t+15皮秒。由于内部MIC采样器245与所有的密集路由线组相连,因此在本申请中可将其称为全局MIC。或者,全局MIC也可以为与至少两个密集路由线组相连的MIC。在图2所示实施方式中,全局MIC与第一和第二密集路由线组相连。
由于所述两个密集路由线组之间的时滞,矩阵D的第六行所代表的最终检测子信道的采样可能更为困难,其中,该时滞主要由此两线组物理长度之间的差异造成。此外,各密集路由线组上的共模信号可能导致不同的传播延迟,从而进一步增大密集路由线组的时滞。具体而言,传统的多输入比较器仅具有一个可采样输出,该输出取决于实施方式,既可表示从加权输入项推导出的数字比较结果,也可表示所有输入项的相应模拟加权求和结果。在一些实施方式中,一种装置包括连接至多线路总线的第一密集路由线组的第一组多输入比较器(MIC),该第一组MIC用于接收与向量信令码字的第一组符号对应的信号码元。在图2中,所述第一组MIC可包括MIC1和MIC2,而且所述第一密集路由线组可包括线路W0,W1和W2。所述装置还可包括第二组MIC,该第二组MIC例如为MIC 3和MIC4,而且与第二密集路由线组相连,该第二密集路由线组包括所述多线路总线中的线路W3,W4和W5。所述第二组MIC用于接收与所述向量信令码字的第二组符号对应的信号码元。该装置可进一步包括全局MIC,该全局MIC在图2中示为内部MIC采样器245。该全局MIC与所述第一和第二密集路由线组相连接,并用于接收与所述向量信令码字的第一组和第二组符号相对应的信号码元。
在一些实施方式中,所述全局MIC具有与所述第一密集路由线组中的所有线路相连接的第一输入端,以及与所述第二密集路由线组中的所有线路相连接的第二输入端。
在一些实施方式中,所述装置还包括时钟恢复电路230。该时钟恢复电路用于生成针对所述第一组MIC的第一采样时钟以及针对所述第二组MIC的第二采样时钟。其中,该全局MIC基于根据所述第一采样时钟从所述第一密集路由线组接收的信号码元获得信号样本,并基于根据所述第二采样时钟从所述第二密集路由线组接收的信号码元获取信号码元的信号样本。在一些实施方式中,时钟恢复电路230获取由差分线对接收的符号时钟,例如由MIC ck接收线路W6和W7上的符号时钟。该MIC ck可以为简单的双输入差分比较器。或者,所述时钟恢复电路可从所述第一或第二组MIC中的MIC,或者从所述全局MIC接收符号时钟。
在一些实施方式中,所述全局MIC用于生成一线性组合的比较结果,所述线性组合为获得自所述第一密集路由线组的信号样本与获得自所述第二密集路由线组的信号样本的线性组合。该全局MIC包括用于接收第三采样时钟的采样器。该第三采样时钟具有相对于所述第一和第二采样时钟的相位延迟,该采样器用于对所述线性组合的比较结果进行采样。在一些实施方式中,所述线性组合的比较结果对应于接收自所述第一密集路由线组的信号样本之和与接收自所述第二密集路由线组的信号样本之和之间的比较。
在一些实施方式中,所述第一和第二密集路由线组相对于分别由该密集路由线组承载的相应子信道向量具有线组内对称性。在一些实施方式中,所述第一和第二密集路由线组由隔离介质隔开。
在一些实施方式中,所述装置可扩展至包括与所述多线路总线的第三密集路由线组连接的第三组MIC,该第三组MIC用于接收与所述向量信令码字的第三组符号相对应的信号码元,其中,所述全局MIC还与该第三密集路由线组相连接,并用于接收与所述向量信令码字的第三组符号相对应的信号码元。
图3为跨越可具有不同时序特性的两个输入线组的此类子信道的另一解码实施方式。出于非限制性的说明目的,尽管图中示出了所述信号路径的所有常见元件,但是在一些实施方式中,某些元件可省略,某些元件可与其他接收器子系统共享,某些元件可相互组合(如MIC与采样器的组合)。
图3所示的全局MIC的一种实施方式包括两个求和节点320和321。第一求和节点生成第1、第2和第3线路的模拟求和结果,第二求和节点生成第4、第5和第6线路的模拟求和结果。作为非限制性的实施例,此两结果的模拟值分别由模拟采样保持或积分保持电路330和331在时间点t1和t2捕获。随后,在与时间点t1和t2当中的较晚者相同或更晚的时间点t3,对所得值进行比较,而且将比较结果作为子信道检测结果。
在系统层面上,时间点t1和t2图示为由接收时钟恢复子系统230所产生且标示为“采样时钟1”和“采样时钟2”的时钟信号确定,而且这些时钟分别对应于第一线组子信道MIC1/MIC2和第二线组子信道MIC3/MIC4的最佳采样时间。
在图3中,线路信号w1,w2,w3,w4,w5和w6分别由连续时间线性均衡器(CTLE)310,311,312,313,314,315处理。在一些实施方式中,不采用由CTLE实现的频率相关性滤波或放大。在求和节点320将接收自线路w1,w2和w3(即第一线组)的信号生成模拟求和结果后,由时钟CK1在与该第一线组的最佳采样间隔相关联的时间点t1对该求和结果进行采样330。类似地,在求和节点321将接收自线路w4,w5,w6(即第二线组)的信号生成模拟求和结果后,由时钟CK2在与该第二线组的最佳采样间隔相关联的时间点t2对该求和结果进行采样331。所得的采样值提供至多输入比较器340,从而完成对矩阵E所表示的目标子信道的检测。在一些实施方式中,由时钟CK3在与时间点t1和t2当中较晚者相同或更晚的时间点t3,对子信道检测结果进行采样350(作为一例,通过组合MIC/采样器电路进行采样)。
在第一实施方式中,仅保持所述两个模拟求和结果信号当中的较早信号,并在上述两个时间点当中的较晚时间点上,将其与另一模拟求和结果信号进行钟控式比较。
在图4所示的第二实施方式中,现有六输入全局MIC对线路信号输入进行预采样,以对与矩阵E的第六行相对应的子信道进行检测,其中,作为非限制性的实施例,由模拟采样保持或积分保持电路在时间点t1和t2当中的一个时间点上捕获所述线路信号输入的模拟值。随后,将所得值提供给所述MIC,并在与时间点t1和t2当中的较晚者相同或更晚的时间点生成结果。
在图4中,线路信号w1,w2,w3,w4,w5和w6分别由连续时间线性均衡器(CTLE)310,311,312,313,314,315处理。在一些实施方式中,不采用由CTLE实现的频率相关性滤波或放大。信号经处理后,将其分别采样420,421,422,423,424,425,其中,由时钟CK1在时间点t1上对与第一线组相关的信号进行采样,由时钟CK2在时间点t2上对与第二线组相关的信号进行采样。所得采样值提供至多输入比较器430,从而完成对矩阵E所表示的目标子信道的检测。在一些实施方式中,由时钟CK3在与时间点t1和t2当中的较晚者相同或更晚的时间点t3,对子信道检测结果进行采样440(作为一例,通过组合MIC/采样器电路进行采样)。
在第一实施方式中,仅对所述两个线组信号当中的较早信号进行采样和保持,并在上述两个时间点当中的较晚时间点上,利用所述信号及其他线组信号进行采样MIC检测。
此外,还可通过延长相关子信道的有效检测单位间隔这一方式,对线组之间更大的时滞进行额外抑制。在可实现此类抑制的一种实施方式中,以一半的速率向与矩阵E第六行相对应的子信道发送数据,这一点可例如通过将每一数据值重复地提供给所述子信道的解码器的方式实现。针对延长后的接收MIC输出跃迁之间的时间,既可以以一半的速率采样,也可以以正常的单位间隔采样的同时,将每一重复的采样结果作为冗余结果忽略,或者在信号跃迁过程中采样。
图5为根据一些实施方式的方法500的流程图。如图所示,方法500包括:由第一组MIC经多线路总线的第一密集路由线组接收502与向量信令码字的第一组符号相对应的信号码元;由第二组MIC经所述多线路总线的第二密集路由线组接收504与所述向量信令码字的第二组符号相对应的信号码元;并由全局MIC接收与所述向量信令码字的第一组和第二组符号相对应的信号码元。
在一些实施方式中,所述向量信令码的符号表示相互叠加的多个子信道向量,每一子信道向量均由相应的对跖权重值加权。在一些实施方式中,所述向量信令码字的第一组符号对应于所述多个子信道向量的第一子组的相互叠加结果,该向量信令码字的第二组符号对应于所述多个子信道向量的第二子组的相互叠加结果。举例而言,根据结合图2所示的实施方式,所述第一组符号可对应于第1、第2和第3条线路所接收的符号,所述第二组符号可对应于第4、第5和第6条线路所接收的符号。第1、第2和第3条线路所接收的符号通过对与矩阵D的第2、第3和第6行相对应的子信道向量所提供的信号分量进行求和而得。类似地,第4、第5和第6条线路所接收的符号通过对与矩阵D的第4、第5和第6行相对应的子信道向量所提供的信号分量进行求和而得。在该实施方式中,所述多个子信道向量的第一和第二子组共享与第6行相对应的一个子信道向量。
在一些实施方式中,所述第一组子信道向量的信号码元在所述第一密集路由线组上局部对称,所述第二组子信道向量的信号码元在第二密集路由线组上局部对称。以上,已在通过对矩阵D的各列进行置换而获得矩阵E,对所述对称性进行了描述。如上所述,由第1、第2和第3条线路组成的第一密集路由线组承载与所述矩阵的第2、第3和第6行对应的子信道向量的相互叠加的信号分量。通过实现子信道对称性,可降低与每一个子信道向量相关联的串扰。与第2行相对应的子信道向量具有承载于第1和第3条线路中的差分信号分量,与将这些信号分量承载于第1和第2条线路中的情形相比,这一方式可降低串扰。类似地,与第3行相对应的子信道向量具有承载于第1和第3条线路中的信号分量值“1”,而中间第2条线路承载的信号分量值为“-2”,从而进一步降低了串扰。由于与所述矩阵的第6行相对应的子信道向量的承载于第1、第2和第3条线路中的信号分量值均相同,因此对所述矩阵的列的置换不会对其串扰产生影响。
在一些实施方式中,所述方法还包括:利用第一采样时钟生成所述第一组MIC的第一组采样输出;以及利用第二采样时钟生成所述第二组MIC的第二组采样输出;形成(i)所述第一组采样输出之和与(ii)所述第二组采样输出的比较结果;以及利用第三采样时钟,对该比较结果进行采样。在一些实施方式中,所述第三采样时钟相对于所述第一和第二采样时钟具有延迟,而且可由该第一和第二采样时钟形成,或由其他采样时钟生成方法形成。
在一些实施方式中,所述第一和第二密集路由线组均含有三条导体。在其他实施方式中,所述第一密集路由线组含三条导体,而所述第二密集路由线组含两条导体。此外,还可采用其他的密集路由线组形式,例如采用三个密集路由线组,每一密集路由线组均具有三条线路。在具有三个密集路由线组的实施方式中,所述方法还包括由第三组MIC经所述多线路总线的第三密集路由线组接收与所述向量信令码字的第三组符号相对应的信号码元,其中,所述全局MIC还用于接收与所述向量信令码字的第三组符号相对应的所述信号码元。
扩展至其他线组
在一些实施方式中,可通过引入另一线组间隔s和另一具有线路宽度w和线路间隔d的线路组的方式,将图1所示线路设置方式扩展至支持除上例的两个线组之外的其他线组。
熟悉向量信令码领域的技术人员可看出的是,可使用与各线路信号编码方法相同的编码方法对线组的共模值进行编码。此类方法包括各对线组的共模值之间的差分信令(与上例相同),两个线组共模值之和与另一线组共模值之间的差分信令,两个线组共模值之和与另两线组共模值之和之间的差分信令,以及将此类方法扩展至更多线组,但本发明不限于此。
子通道增益的归一化
可以看出的是,由矩阵D和E的第1、第3和第5矩阵行所定义的MIC生成输出值±2/3,而由第2和4矩阵行所定义的MIC生成输出值±1。因此,与差分信令相比,垂直眼开度的损失为20*log10(3)≈9.5dB。这一输出电平变化的原因在于对角线MTM=D的非统一性值表示了相应子信道的非统一性增益,也就是说,本发明放宽了对接收矩阵正交性的定义。在一些实施方式中,通过将上述矩阵归一化(即将其元素的大小缩放至使得其对角线值为1),可获得所有子信道均具有恒定统一性增益的系统。然而,这种已知的归一化方法可能无法实现最优实施方式。这是因为,该方法将生成大量的不同归一化系数值,而且由于这些系数值在许多情况下包括不合理值,因此难以在实际系统中实现。
因此,至少一种实施方式仍保留所述系数值易于实现的未归一化矩阵,并与此同时,通过对调制了各个子信道的输入信号幅度进行调整的方式,补偿子信道幅度变化。举例而言,如果说一个系统的八个子信道具有统一增益,而另一个子信道具有0.8倍的增益,则其SNR将最终受制于后一者的输出。因此,如果将最后一个子信道的传输输入增大至{+1.2,-1.2},而非{+1,-1},将提高相应的信道输出。或者,如果将所有其他子信道的输入降低至{+0.8,-0.8},则将降低相应的信道输出,从而使得所有信道具有相等的输出电平,并降低所使用的发射功率。
然而,这种补偿技术并非没有代价。如《Shokrollahi 3》中所述,这种输入向量的调节方式可增大在信道上传输码字所需要的符集大小(并因此增大发射器所需要生成的不同信号电平的数目)。《Shokrollahi 3》中给出的数字方法能够选出合适的调制幅度使得以最小的符集增大来匹配信道输出。
按照《Shokrollahi 3》中描述的方法,Glasswing的最佳初始码集可计算为(0,±3/8,±1/4,±3/8,±1/4,±3/8),而相应代码的符集大小为10,即(1,7/8,1/2,l/4,l/8,-1/8,-1/4,-1/2,-7/8,-1)。所得码字示于表1,且该新码在本申请中称为5b6w_10_5码。
表1
利用该码,由矩阵E所定义的所有MIC生成的输出值均为±3/4。与修改前的5b6w码相比,垂直眼开度增大20×logl0((3/4)/(2/3))≈1dB。5b6w_10_5的端接功率约为修改前5b6w码的端接功率的88%。因此,即使端接功率较小,5b6w_l0_5也能实现垂直眼开度的部分改善。然而,这一改善的实现代价为发射器复杂性的增大,即编码数据内部表示形式需要具备的每线路符号值选择能力从四个符号值增加至十个符号值,以及线路驱动器需要具备的不同输出电平生成能力从四个电平增加至十个电平。此类发射器实施方式可与矩阵E所定义的任何Glasswing接收器完全兼容,而且所使用的线路驱动器功率低于修改前5b6w的发射驱动器。然而,由于其在成本与利益权衡中的总体劣势,大多数Glasswing发射器实施方式还是应该采用性价比较高的修改前5b6w信号电平。容易理解的是,采用5b6w_10_5修改内容的实施方式可与修改前的实施方式互换和/或互用。
解决晶体管不匹配问题
在电路设计中,所谓“相同”的晶体管之间可能实际上并不完全匹配,而且在集成电路特征尺寸极小的情况下,这种不匹配性尤甚。以《Holden 1》所述的用于对矩阵E的第二和第三行进行检测的两种MIC设计为例。对第二行进行检测的MIC所采用的差分比较器输入端由于在每一输入支路中设置一个晶体管,因此易于受到不同晶体管制造差异的影响;而对第三行进行检测的MIC在每一输入支路中设置两个晶体管,从而降低了对制造差异的敏感性。
在一种实施方式中,通过增加每一差分输入支路内的晶体管数目,解决上述敏感性。举例而言,针对每一输入信号,可使用两个或两个以上的并行晶体管,而非仅使用一个晶体管。这种并行设计如矩阵F所示:
该矩阵与矩阵E的不同之处在于,其第二和第四行均与3相乘,且其第三和第五行均与2相乘。如此,采用矩阵F的第二行的MIC在每一差分输入支路中均使用三个并行的晶体管,而采用矩阵E的第二行的MIC在每一差分输入支路中仅使用一个晶体管。
实施方式
以下为采用上述信令及相应线组的各个方面的一些实施方式。“正规矩阵”一词用于表示便于理解的整数值矩阵,其归一化系数另外给出。“对称眼图矩阵”表示接收比较器/放大器输出端具有相等眼开度的矩阵变形形式。
2b3w:
正规矩阵:
归一化系数=2。符集为{1,0,-1}。眼开度为±1,±3/2。
对称眼图矩阵:
归一化系数=5。符集为{1,4/5,1/5,-1/5,-4/5,-1}。所有眼开度均为±6/5。路由方式可以为:第1和第3条线路严格时滞匹配;中间线路的时滞匹配度要求较低。
4b5w:
正规矩阵:
归一化系数=4。符集为{1,1/3,0,-1/3,-1}。眼开度为±1/2,±3/4,±1/2,±5/4。
对称眼图矩阵:
归一化系数=37,以使得值的范围在±1之内。符集大小为16,且符集为{-37,-33,-32,-17,-13,-8,-7,-3,3,7,8,13,17,32,33,37}/37。所有眼开度均为30/37≈0.81。
路由方式为采用三线密集路由线组和二线密集路由线组。线路间隔方式为:w-间隔-w-间隔-w-3×间隔-w-间隔-w,其中间隔为5个单位,w为5个单位。三线线组与二线线组之间的时滞处理方式可与上述的Glasswing及两个三线线组之间的时滞处理方式类似。
8b9w:
正规矩阵:
归一化系数=4。符集为{1,1/2,0,-1/2,-1}。眼开度为±1/2,±3/4,±1/2,±3/4,±1/2,±1/2,±3/4。
对称眼图矩阵:
归一化系数=10。符集大小为21,且符集为{-10,-9,-8,-6,-5,-4,-3,-2,-1,0,1,2,3,4,5,6,8,9,10}/10。眼开度为±3/5。
路由方式为采用三线密集路由线组,每一线组内的线路间隔为5个单位,线组间隔为15个单位。外侧的两个三线线组之间的匹配度高于与中间的三线线组的匹配度。
本申请中描述的例示信号电平、信号频率和物理尺寸出于解释目的,并不构成限制。其中,可采用各种不同的向量信令码,并以每线组更多或更少的线数、每线路更多或更少的信号电平数以及/或者不同的码字约束条件,对其进行传输。为了方便起见,本申请中将信号电平描述为电压,而非其等效电流值。
其他实施方式可采用不同的信令电平、连接拓扑结构、端接方法以及/或者包括光学性、电感性、电容性或电学性互连结构在内的其他物理接口。类似地,为了描述的清晰性,以上仅给出了基于从发射器到接收器的单向通信的实施例。然而,容易理解的是,根据某些实施方式,本发明还包括发射器/接收器组合实施例及双向通信实施例。
本文实施例描述了使用并行的传输线互连结构所承载的向量信令码在芯片内和芯片间的通信。然而,其中给出的例示性细节不应视为对所描述的实施方式的范围构成了限制。本申请中公开的方法可等效适用于其他互连拓扑结构以及包括光学性、电容性、电感性以及无线通信介质在内的其他通信介质,这些拓扑结构和通信介质的采用可取决于所述实施方式的任何特征,这些特征包括但不限于,通信协议、信令方法及物理接口特征。因此,“电压”和“信号水平”等的描述性用语应视为包括其在其他度量系统中的同等概念,如“电流”、“光强”、“射频调制”等。本文所使用的“信号”一词包括可传送信息的物理现象的任何适用形态和/或属性。此外,由此类信号传送的信息可以为有形信息和非暂时性信息。
Claims (15)
1.一种用于密集路由线组的向量信令码方法,其特征在于,包括:
由第一组多输入比较器经多线路总线的第一密集路由线组接收与向量信令码字的第一组符号相对应的信号码元以用来检测多个相互正交的子信道向量中的第一组子信道向量,所述第一组子信道向量仅由所述第一密集路由线组承载,并且以响应方式为所述第一组子信道向量中的每个子信道生成相应的子信道检测结果;
由第二组多输入比较器经所述多线路总线的第二密集路由线组接收与所述向量信令码字的第二组符号相对应的信号码元以用来检测所述多个相互正交的子信道向量中的第二组子信道向量,所述第二组子信道向量仅由所述第二密集路由线组承载,并且以响应方式为所述第二组子信道向量中的每个子信道生成相应的子信道检测结果;以及
由全局多输入比较器处理(i)经所述第一密集路由线组且根据第一采样时钟接收的信号码元以及(ii)经所述第二密集路由线组且根据第二采样时钟接收的信号码元,所述第二采样时钟相对于所述第一采样时钟具有偏移,所述偏移与所述第一密集路由线组以及所述第二密集路由线组的时滞差异有关,由所述全局多输入比较器处理所述信号码元以用来检测所述多个相互正交的子信道向量中由所述第一密集路由线组和所述第二密集路由线组承载的子信道向量。
2.如权利要求1所述的方法,其特征在于,所述向量信令码的符号表示所述多个相互正交的子信道向量的相互叠加结果,每一个相互正交的子信道向量均由相应的对跖权重值加权。
3.如权利要求1所述的方法,其特征在于,所述第一组子信道向量中的每一个子信道向量在所述第一密集路由线组上本地对称,所述第二组子信道向量中的每一个子信道向量在所述第二密集路由线组上本地对称。
4.如权利要求1所述的方法,其特征在于,还包括由第三组多输入比较器经所述多线路总线的第三密集路由线组接收与所述向量信令码字的第三组符号相对应的信号码元,其中,所述全局多输入比较器还用于接收与所述向量信令码字的所述第三组符号相对应的所述信号码元。
5.如权利要求1所述的方法,其特征在于,所述偏移至少部分基于所述第一密集路由线组和所述第二密集路由线组的非对称布局。
6.如权利要求1所述的方法,其特征在于,所述偏移至少部分基于与所述第一密集路由线组的共模信号和所述第二密集路由线组的共模信号之间的差异有关的传播延迟差异。
7.一种用于密集路由线组的向量信令码装置,其特征在于,包括:
与多线路总线的第一密集路由线组连接的第一组多输入比较器,所述第一组多输入比较器用于接收与向量信令码字的第一组符号相对应的信号码元,并且以响应方式为多个相互正交的子信道向量中的第一组子信道向量中的每一个子信道向量生成相应的子信道检测结果,所述第一组子信道向量仅由所述第一密集路由线组承载;
与所述多线路总线的第二密集路由线组连接的第二组多输入比较器,所述第二组多输入比较器用于接收与所述向量信令码字的第二组符号相对应的信号码元,并且以响应方式为所述多个相互正交的子信道向量中的第二组子信道向量中的每一个子信道向量生成相应的子信道检测结果,所述第二组子信道向量仅由所述第二密集路由线组承载;
全局多输入比较器,与所述第一密集路由线组和所述第二密集路由线组相连接并且通过处理(i)经所述第一密集路由线组且根据第一采样时钟接收的信号码元以及(ii)经所述第二密集路由线组且根据第二采样时钟接收的信号码元以用于检测所述多个相互正交的子信道向量中由所述第一密集路由线组和所述第二密集路由线组承载的子信道向量,其中,所述第二采样时钟相对于所述第一采样时钟具有偏移,所述偏移与所述第一密集路由线组的时滞和所述第二密集路由线组的时滞之间的差异有关。
8.如权利要求7所述的装置,其特征在于,所述全局多输入比较器具有与所述第一密集路由线组中的所有线路相连接的第一输入端,以及与所述第二密集路由线组中的所有线路相连接的第二输入端。
9.如权利要求7所述的装置,其特征在于,还包括时钟恢复电路,所述时钟恢复电路用于生成针对所述第一组多输入比较器的所述第一采样时钟以及针对所述第二组多输入比较器的所述第二采样时钟。
10.如权利要求9所述的装置,其特征在于,所述时钟恢复电路用于获取由差分线对所接收的符号时钟。
11.如权利要求9所述的装置,其特征在于,所述时钟恢复电路用于从所述第一组多输入比较器或所述第二组多输入比较器中的一个多输入比较器接收符号时钟,或者从所述全局多输入比较器接收符号时钟。
12.如权利要求7所述的装置,其特征在于,所述第一密集路由线组和所述第二密集路由线组相对于所述第一组子信道向量中的子信道和所述第二组子信道向量中的子信道分别具有线组内对称性。
13.如权利要求7所述的装置,其特征在于,还包括与所述多线路总线的第三密集路由线组连接的第三组多输入比较器,所述第三组多输入比较器用于接收与所述向量信令码字的第三组符号相对应的信号码元,其中,所述全局多输入比较器还与所述第三密集路由线组相连接,并用于接收与所述向量信令码字的第三组符号相对应的信号码元。
14.如权利要求7所述的装置,其特征在于,所述偏移对应于所述第一密集路由线组和所述第二密集路由线组的非对称布局。
15.如权利要求7所述的装置,其特征在于,所述偏移至少部分基于与所述第一密集路由线组的共模信号和所述第二密集路由线组的共模信号之间的差异有关的传播延迟差异。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662328721P | 2016-04-28 | 2016-04-28 | |
US62/328,721 | 2016-04-28 | ||
PCT/US2017/029979 WO2017189931A1 (en) | 2016-04-28 | 2017-04-27 | Vector signaling codes for densely-routed wire groups |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109313622A CN109313622A (zh) | 2019-02-05 |
CN109313622B true CN109313622B (zh) | 2022-04-15 |
Family
ID=60158706
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201780038530.7A Active CN109313622B (zh) | 2016-04-28 | 2017-04-27 | 用于密集路由线组的向量信令码 |
Country Status (4)
Country | Link |
---|---|
US (1) | US10333741B2 (zh) |
EP (1) | EP3449379B1 (zh) |
CN (1) | CN109313622B (zh) |
WO (1) | WO2017189931A1 (zh) |
Families Citing this family (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9985634B2 (en) | 2010-05-20 | 2018-05-29 | Kandou Labs, S.A. | Data-driven voltage regulator |
US9288082B1 (en) | 2010-05-20 | 2016-03-15 | Kandou Labs, S.A. | Circuits for efficient detection of vector signaling codes for chip-to-chip communication using sums of differences |
US9251873B1 (en) | 2010-05-20 | 2016-02-02 | Kandou Labs, S.A. | Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communications |
US9077386B1 (en) | 2010-05-20 | 2015-07-07 | Kandou Labs, S.A. | Methods and systems for selection of unions of vector signaling codes for power and pin efficient chip-to-chip communication |
CN105379170B (zh) | 2013-04-16 | 2019-06-21 | 康杜实验室公司 | 高带宽通信接口方法和系统 |
WO2014210074A1 (en) | 2013-06-25 | 2014-12-31 | Kandou Labs SA | Vector signaling with reduced receiver complexity |
US9806761B1 (en) | 2014-01-31 | 2017-10-31 | Kandou Labs, S.A. | Methods and systems for reduction of nearest-neighbor crosstalk |
US9100232B1 (en) | 2014-02-02 | 2015-08-04 | Kandou Labs, S.A. | Method for code evaluation using ISI ratio |
US9363114B2 (en) | 2014-02-28 | 2016-06-07 | Kandou Labs, S.A. | Clock-embedded vector signaling codes |
US9509437B2 (en) | 2014-05-13 | 2016-11-29 | Kandou Labs, S.A. | Vector signaling code with improved noise margin |
US9112550B1 (en) | 2014-06-25 | 2015-08-18 | Kandou Labs, SA | Multilevel driver for high speed chip-to-chip communications |
EP3138253A4 (en) * | 2014-07-10 | 2018-01-10 | Kandou Labs S.A. | Vector signaling codes with increased signal to noise characteristics |
US9432082B2 (en) | 2014-07-17 | 2016-08-30 | Kandou Labs, S.A. | Bus reversable orthogonal differential vector signaling codes |
KR102243423B1 (ko) | 2014-07-21 | 2021-04-22 | 칸도우 랩스 에스에이 | 다분기 데이터 전송 |
EP3175592B1 (en) | 2014-08-01 | 2021-12-29 | Kandou Labs S.A. | Orthogonal differential vector signaling codes with embedded clock |
US9674014B2 (en) | 2014-10-22 | 2017-06-06 | Kandou Labs, S.A. | Method and apparatus for high speed chip-to-chip communications |
EP3314835B1 (en) | 2015-06-26 | 2020-04-08 | Kandou Labs S.A. | High speed communications system |
US10055372B2 (en) | 2015-11-25 | 2018-08-21 | Kandou Labs, S.A. | Orthogonal differential vector signaling codes with embedded clock |
WO2017132292A1 (en) | 2016-01-25 | 2017-08-03 | Kandou Labs, S.A. | Voltage sampler driver with enhanced high-frequency gain |
CN115085727A (zh) | 2016-04-22 | 2022-09-20 | 康杜实验室公司 | 高性能锁相环 |
WO2017185070A1 (en) | 2016-04-22 | 2017-10-26 | Kandou Labs, S.A. | Calibration apparatus and method for sampler with adjustable high frequency gain |
US10003454B2 (en) | 2016-04-22 | 2018-06-19 | Kandou Labs, S.A. | Sampler with low input kickback |
US10193716B2 (en) | 2016-04-28 | 2019-01-29 | Kandou Labs, S.A. | Clock data recovery with decision feedback equalization |
US10153591B2 (en) | 2016-04-28 | 2018-12-11 | Kandou Labs, S.A. | Skew-resistant multi-wire channel |
US10333741B2 (en) * | 2016-04-28 | 2019-06-25 | Kandou Labs, S.A. | Vector signaling codes for densely-routed wire groups |
WO2017190102A1 (en) | 2016-04-28 | 2017-11-02 | Kandou Labs, S.A. | Low power multilevel driver |
US9906358B1 (en) | 2016-08-31 | 2018-02-27 | Kandou Labs, S.A. | Lock detector for phase lock loop |
US10411922B2 (en) | 2016-09-16 | 2019-09-10 | Kandou Labs, S.A. | Data-driven phase detector element for phase locked loops |
US10200188B2 (en) | 2016-10-21 | 2019-02-05 | Kandou Labs, S.A. | Quadrature and duty cycle error correction in matrix phase lock loop |
US10200218B2 (en) | 2016-10-24 | 2019-02-05 | Kandou Labs, S.A. | Multi-stage sampler with increased gain |
US10372665B2 (en) | 2016-10-24 | 2019-08-06 | Kandou Labs, S.A. | Multiphase data receiver with distributed DFE |
KR102334889B1 (ko) | 2017-02-28 | 2021-12-07 | 칸도우 랩스 에스에이 | 멀티와이어 스큐를 측정하고 정정하기 위한 방법 |
US10116468B1 (en) * | 2017-06-28 | 2018-10-30 | Kandou Labs, S.A. | Low power chip-to-chip bidirectional communications |
US10686583B2 (en) * | 2017-07-04 | 2020-06-16 | Kandou Labs, S.A. | Method for measuring and correcting multi-wire skew |
US10203226B1 (en) | 2017-08-11 | 2019-02-12 | Kandou Labs, S.A. | Phase interpolation circuit |
US10326623B1 (en) | 2017-12-08 | 2019-06-18 | Kandou Labs, S.A. | Methods and systems for providing multi-stage distributed decision feedback equalization |
US10243614B1 (en) | 2018-01-26 | 2019-03-26 | Kandou Labs, S.A. | Method and system for calibrating multi-wire skew |
US10554380B2 (en) | 2018-01-26 | 2020-02-04 | Kandou Labs, S.A. | Dynamically weighted exclusive or gate having weighted output segments for phase detection and phase interpolation |
CN112868207A (zh) * | 2018-06-11 | 2021-05-28 | 康杜实验室公司 | 正交差分向量信令码的时偏检测和校正 |
CN112368956B (zh) * | 2018-07-11 | 2022-07-22 | 华为技术有限公司 | 产生信号的装置、方法和系统 |
US10547475B1 (en) * | 2019-02-22 | 2020-01-28 | Cadence Design Systems, Inc. | System and method for measurement and adaptation of pulse response cursors to non zero values |
KR20210089811A (ko) * | 2020-01-08 | 2021-07-19 | 삼성전자주식회사 | 외부 신호에 기초하여, 전력 모드의 변경을 감지하는 전자 장치 |
US11784731B2 (en) * | 2021-03-09 | 2023-10-10 | Apple Inc. | Multi-phase-level signaling to improve data bandwidth over lossy channels |
US11356197B1 (en) | 2021-03-19 | 2022-06-07 | Kandou Labs SA | Error-tolerant forward error correction ordered set message decoder |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1681257A (zh) * | 2004-03-31 | 2005-10-12 | 微软公司 | 对等网络中的路由 |
CN104022073A (zh) * | 2013-02-28 | 2014-09-03 | 法国原子能源和替代能源委员会 | 微电子器件的制造方法 |
US20140376668A1 (en) * | 2010-05-20 | 2014-12-25 | Kandou Labs SA | Vector Signaling with Reduced Receiver Complexity |
CN105283880A (zh) * | 2013-06-13 | 2016-01-27 | 国际商业机器公司 | 在虚拟化多租户环境中供应安全客户域 |
Family Cites Families (431)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US668687A (en) | 1900-12-06 | 1901-02-26 | Louis G Mayer | Thill-coupling. |
US780883A (en) | 1903-11-18 | 1905-01-24 | Mortimer Livingston Hinchman | Advertising device. |
US3196351A (en) | 1962-06-26 | 1965-07-20 | Bell Telephone Labor Inc | Permutation code signaling |
US3636463A (en) | 1969-12-12 | 1972-01-18 | Shell Oil Co | Method of and means for gainranging amplification |
US3939468A (en) | 1974-01-08 | 1976-02-17 | Whitehall Corporation | Differential charge amplifier for marine seismic applications |
JPS5279747A (en) | 1975-12-26 | 1977-07-05 | Sony Corp | Noise removal circuit |
US4206316A (en) | 1976-05-24 | 1980-06-03 | Hughes Aircraft Company | Transmitter-receiver system utilizing pulse position modulation and pulse compression |
US4181967A (en) | 1978-07-18 | 1980-01-01 | Motorola, Inc. | Digital apparatus approximating multiplication of analog signal by sine wave signal and method |
US4276543A (en) | 1979-03-19 | 1981-06-30 | Trw Inc. | Monolithic triple diffusion analog to digital converter |
US4486739A (en) | 1982-06-30 | 1984-12-04 | International Business Machines Corporation | Byte oriented DC balanced (0,4) 8B/10B partitioned block transmission code |
US4499550A (en) | 1982-09-30 | 1985-02-12 | General Electric Company | Walsh function mixer and tone detector |
US4722084A (en) | 1985-10-02 | 1988-01-26 | Itt Corporation | Array reconfiguration apparatus and methods particularly adapted for use with very large scale integrated circuits |
US4772845A (en) | 1987-01-15 | 1988-09-20 | Raytheon Company | Cable continuity testor including a sequential state machine |
US4864303A (en) | 1987-02-13 | 1989-09-05 | Board Of Trustees Of The University Of Illinois | Encoder/decoder system and methodology utilizing conservative coding with block delimiters, for serial communication |
US4774498A (en) | 1987-03-09 | 1988-09-27 | Tektronix, Inc. | Analog-to-digital converter with error checking and correction circuits |
US5053974A (en) | 1987-03-31 | 1991-10-01 | Texas Instruments Incorporated | Closeness code and method |
US4897657A (en) | 1988-06-13 | 1990-01-30 | Integrated Device Technology, Inc. | Analog-to-digital converter having error detection and correction |
US4974211A (en) | 1989-03-17 | 1990-11-27 | Hewlett-Packard Company | Digital ultrasound system with dynamic focus |
US5168509A (en) | 1989-04-12 | 1992-12-01 | Kabushiki Kaisha Toshiba | Quadrature amplitude modulation communication system with transparent error correction |
FR2646741B1 (fr) | 1989-05-03 | 1994-09-02 | Thomson Hybrides Microondes | Echantillonneur-bloqueur a haute frequence d'echantillonnage |
US5599550A (en) | 1989-11-18 | 1997-02-04 | Kohlruss; Gregor | Disposable, biodegradable, wax-impregnated dust-cloth |
US5166956A (en) | 1990-05-21 | 1992-11-24 | North American Philips Corporation | Data transmission system and apparatus providing multi-level differential signal transmission |
US5266907A (en) | 1991-06-25 | 1993-11-30 | Timeback Fll | Continuously tuneable frequency steerable frequency synthesizer having frequency lock for precision synthesis |
KR950008443B1 (ko) | 1991-06-28 | 1995-07-31 | 샤프 가부시끼가이샤 | 2-가/n-가 변환유니트를 포함하는 기억장치 |
EP0543070A1 (en) | 1991-11-21 | 1993-05-26 | International Business Machines Corporation | Coding system and method using quaternary codes |
US5626651A (en) | 1992-02-18 | 1997-05-06 | Francis A. L. Dullien | Method and apparatus for removing suspended fine particles from gases and liquids |
US5334956A (en) | 1992-03-30 | 1994-08-02 | Motorola, Inc. | Coaxial cable having an impedance matched terminating end |
US5311516A (en) | 1992-05-29 | 1994-05-10 | Motorola, Inc. | Paging system using message fragmentation to redistribute traffic |
US5283761A (en) | 1992-07-22 | 1994-02-01 | Mosaid Technologies Incorporated | Method of multi-level storage in DRAM |
US5412689A (en) | 1992-12-23 | 1995-05-02 | International Business Machines Corporation | Modal propagation of information through a defined transmission medium |
US5511119A (en) | 1993-02-10 | 1996-04-23 | Bell Communications Research, Inc. | Method and system for compensating for coupling between circuits of quaded cable in a telecommunication transmission system |
FR2708134A1 (fr) | 1993-07-22 | 1995-01-27 | Philips Electronics Nv | Circuit échantillonneur différentiel. |
US5459465A (en) | 1993-10-21 | 1995-10-17 | Comlinear Corporation | Sub-ranging analog-to-digital converter |
US5461379A (en) | 1993-12-14 | 1995-10-24 | At&T Ipm Corp. | Digital coding technique which avoids loss of synchronization |
US5449895A (en) | 1993-12-22 | 1995-09-12 | Xerox Corporation | Explicit synchronization for self-clocking glyph codes |
US5553097A (en) | 1994-06-01 | 1996-09-03 | International Business Machines Corporation | System and method for transporting high-bandwidth signals over electrically conducting transmission lines |
JP2710214B2 (ja) | 1994-08-12 | 1998-02-10 | 日本電気株式会社 | フェーズロックドループ回路 |
GB2305036B (en) | 1994-09-10 | 1997-08-13 | Holtek Microelectronics Inc | Reset signal generator |
US5566193A (en) | 1994-12-30 | 1996-10-15 | Lucent Technologies Inc. | Method and apparatus for detecting and preventing the communication of bit errors on a high performance serial data link |
US5659353A (en) | 1995-03-17 | 1997-08-19 | Bell Atlantic Network Services, Inc. | Television distribution system and method |
US5875202A (en) | 1996-03-29 | 1999-02-23 | Adtran, Inc. | Transmission of encoded data over reliable digital communication link using enhanced error recovery mechanism |
US5825808A (en) | 1996-04-04 | 1998-10-20 | General Electric Company | Random parity coding system |
US5856935A (en) | 1996-05-08 | 1999-01-05 | Motorola, Inc. | Fast hadamard transform within a code division, multiple access communication system |
US5727006A (en) | 1996-08-15 | 1998-03-10 | Seeo Technology, Incorporated | Apparatus and method for detecting and correcting reverse polarity, in a packet-based data communications system |
US5999016A (en) | 1996-10-10 | 1999-12-07 | Altera Corporation | Architectures for programmable logic devices |
US5982954A (en) | 1996-10-21 | 1999-11-09 | University Technology Corporation | Optical field propagation between tilted or offset planes |
US5949060A (en) | 1996-11-01 | 1999-09-07 | Coincard International, Inc. | High security capacitive card system |
US5802356A (en) | 1996-11-13 | 1998-09-01 | Integrated Device Technology, Inc. | Configurable drive clock |
EP0844740B1 (en) | 1996-11-21 | 2003-02-26 | Matsushita Electric Industrial Co., Ltd. | A/D converter and A/D conversion method |
US5995016A (en) | 1996-12-17 | 1999-11-30 | Rambus Inc. | Method and apparatus for N choose M device selection |
US6005895A (en) * | 1996-12-20 | 1999-12-21 | Rambus Inc. | Apparatus and method for multilevel signaling |
US6084883A (en) | 1997-07-07 | 2000-07-04 | 3Com Corporation | Efficient data transmission over digital telephone networks using multiple modulus conversion |
DE69731074T2 (de) | 1997-04-30 | 2005-10-06 | Hewlett-Packard Development Co., L.P., Houston | Anordnung und Verfahren zur Übertragung von Daten über eine Vielzahl von Kanälen |
US6247138B1 (en) | 1997-06-12 | 2001-06-12 | Fujitsu Limited | Timing signal generating circuit, semiconductor integrated circuit device and semiconductor integrated circuit system to which the timing signal generating circuit is applied, and signal transmission system |
US6904110B2 (en) | 1997-07-31 | 2005-06-07 | Francois Trans | Channel equalization system and method |
US6154498A (en) * | 1997-09-26 | 2000-11-28 | Intel Corporation | Computer system with a semi-differential bus signaling scheme |
JPH11103253A (ja) | 1997-09-29 | 1999-04-13 | Nec Corp | アナログ−デジタル変換器 |
US6317495B1 (en) | 1997-12-19 | 2001-11-13 | Wm. Marsh Rice University | Spectral optimization and joint signaling techniques with multi-line separation for communication in the presence of crosstalk |
KR100382181B1 (ko) | 1997-12-22 | 2003-05-09 | 모토로라 인코포레이티드 | 단일 계좌 휴대용 무선 금융 메시지 유닛 |
US6317465B1 (en) * | 1998-02-10 | 2001-11-13 | Matsushita Electric Industrial Co., Ltd. | Data transmission system |
US6686879B2 (en) | 1998-02-12 | 2004-02-03 | Genghiscomm, Llc | Method and apparatus for transmitting and receiving signals having a carrier interferometry architecture |
US6172634B1 (en) | 1998-02-25 | 2001-01-09 | Lucent Technologies Inc. | Methods and apparatus for providing analog-fir-based line-driver with pre-equalization |
EP0966133B1 (en) | 1998-06-15 | 2005-03-02 | Sony International (Europe) GmbH | Orthogonal transformations for interference reduction in multicarrier systems |
US6522699B1 (en) | 1998-06-19 | 2003-02-18 | Nortel Networks Limited | Transmission system for reduction of amateur radio interference |
US6346907B1 (en) | 1998-08-07 | 2002-02-12 | Agere Systems Guardian Corp. | Analog-to-digital converter having voltage to-time converter and time digitizer, and method for using same |
US6433800B1 (en) | 1998-08-31 | 2002-08-13 | Sun Microsystems, Inc. | Graphical action invocation method, and associated method, for a computer system |
US6278740B1 (en) * | 1998-11-19 | 2001-08-21 | Gates Technology | Multi-bit (2i+2)-wire differential coding of digital signals using differential comparators and majority logic |
SG116488A1 (en) | 1998-12-16 | 2005-11-28 | Silverbrook Res Pty Ltd | Printer transfer roller with internal drive motor. |
US6175230B1 (en) | 1999-01-14 | 2001-01-16 | Genrad, Inc. | Circuit-board tester with backdrive-based burst timing |
AU2512300A (en) | 1999-01-20 | 2000-08-07 | Broadcom Corporation | Trellis decoder with correction of pair swaps, for use in gigabit ethernet transceivers |
US6483828B1 (en) | 1999-02-10 | 2002-11-19 | Ericsson, Inc. | System and method for coding in a telecommunications environment using orthogonal and near-orthogonal codes |
US6556628B1 (en) * | 1999-04-29 | 2003-04-29 | The University Of North Carolina At Chapel Hill | Methods and systems for transmitting and receiving differential signals over a plurality of conductors |
US6697420B1 (en) | 1999-05-25 | 2004-02-24 | Intel Corporation | Symbol-based signaling for an electromagnetically-coupled bus system |
US6404820B1 (en) | 1999-07-09 | 2002-06-11 | The United States Of America As Represented By The Director Of The National Security Agency | Method for storage and reconstruction of the extended hamming code for an 8-dimensional lattice quantizer |
US6496889B1 (en) | 1999-09-17 | 2002-12-17 | Rambus Inc. | Chip-to-chip communication system using an ac-coupled bus and devices employed in same |
US6396329B1 (en) * | 1999-10-19 | 2002-05-28 | Rambus, Inc | Method and apparatus for receiving high speed signals with low latency |
US7269212B1 (en) | 2000-09-05 | 2007-09-11 | Rambus Inc. | Low-latency equalization in multi-level, multi-line communication systems |
US7124221B1 (en) * | 1999-10-19 | 2006-10-17 | Rambus Inc. | Low latency multi-level communication interface |
US7555263B1 (en) | 1999-10-21 | 2009-06-30 | Broadcom Corporation | Adaptive radio transceiver |
US6316987B1 (en) | 1999-10-22 | 2001-11-13 | Velio Communications, Inc. | Low-power low-jitter variable delay timing circuit |
US6473877B1 (en) | 1999-11-10 | 2002-10-29 | Hewlett-Packard Company | ECC code mechanism to detect wire stuck-at faults |
TW483255B (en) | 1999-11-26 | 2002-04-11 | Fujitsu Ltd | Phase-combining circuit and timing signal generator circuit for carrying out a high-speed signal transmission |
US6690739B1 (en) | 2000-01-14 | 2004-02-10 | Shou Yee Mui | Method for intersymbol interference compensation |
US8164362B2 (en) | 2000-02-02 | 2012-04-24 | Broadcom Corporation | Single-ended sense amplifier with sample-and-hold reference |
US6650638B1 (en) | 2000-03-06 | 2003-11-18 | Agilent Technologies, Inc. | Decoding method and decoder for 64b/66b coded packetized serial data |
DE10016445C2 (de) | 2000-03-29 | 2002-03-28 | Infineon Technologies Ag | Elektronische Ausgangsstufe |
US6954492B1 (en) | 2000-04-19 | 2005-10-11 | 3Com Corporation | Method of differential encoding a precoded multiple modulus encoder |
WO2001084702A2 (en) | 2000-04-28 | 2001-11-08 | Broadcom Corporation | High-speed serial data transceiver systems and related methods |
US6865236B1 (en) | 2000-06-01 | 2005-03-08 | Nokia Corporation | Apparatus, and associated method, for coding and decoding multi-dimensional biorthogonal codes |
KR100335503B1 (ko) | 2000-06-26 | 2002-05-08 | 윤종용 | 서로 다른 지연 특성을 동일하게 하는 신호 전달 회로,신호 전달 방법 및 이를 구비하는 반도체 장치의 데이터래치 회로 |
US6597942B1 (en) | 2000-08-15 | 2003-07-22 | Cardiac Pacemakers, Inc. | Electrocardiograph leads-off indicator |
US7054331B1 (en) * | 2000-09-13 | 2006-05-30 | Intel Corporation | Multi-lane receiver de-skewing |
US6563382B1 (en) | 2000-10-10 | 2003-05-13 | International Business Machines Corporation | Linear variable gain amplifiers |
US20020044316A1 (en) | 2000-10-16 | 2002-04-18 | Myers Michael H. | Signal power allocation apparatus and method |
EP1202483A1 (en) | 2000-10-27 | 2002-05-02 | Alcatel | Correlated spreading sequences for high rate non-coherent communication systems |
AU2002226044A1 (en) | 2000-11-13 | 2002-05-21 | David C. Robb | Distributed storage in semiconductor memory systems |
US20020167945A1 (en) | 2000-11-22 | 2002-11-14 | Yeshik Shin | Method and system for packet ordering based on packet type |
US6384758B1 (en) | 2000-11-27 | 2002-05-07 | Analog Devices, Inc. | High-speed sampler structures and methods |
US6661355B2 (en) | 2000-12-27 | 2003-12-09 | Apple Computer, Inc. | Methods and apparatus for constant-weight encoding & decoding |
EP2287779B1 (en) | 2001-02-12 | 2015-04-08 | Symbol Technologies, Inc. | RFID tag having multiple antennas |
US6766342B2 (en) | 2001-02-15 | 2004-07-20 | Sun Microsystems, Inc. | System and method for computing and unordered Hadamard transform |
US6400302B1 (en) * | 2001-02-26 | 2002-06-04 | Analog Devices, Inc. | Quasi-differential successive-approximation structures and methods for converting analog signals into corresponding digital signals |
US7123660B2 (en) * | 2001-02-27 | 2006-10-17 | Jazio, Inc. | Method and system for deskewing parallel bus channels to increase data transfer rates |
US20020152340A1 (en) * | 2001-03-29 | 2002-10-17 | International Business Machines Corporation | Pseudo-differential parallel source synchronous bus |
US8498368B1 (en) | 2001-04-11 | 2013-07-30 | Qualcomm Incorporated | Method and system for optimizing gain changes by identifying modulation type and rate |
US6675272B2 (en) | 2001-04-24 | 2004-01-06 | Rambus Inc. | Method and apparatus for coordinating memory operations among diversely-located memory components |
US6982954B2 (en) | 2001-05-03 | 2006-01-03 | International Business Machines Corporation | Communications bus with redundant signal paths and method for compensating for signal path errors in a communications bus |
TW503618B (en) | 2001-05-11 | 2002-09-21 | Via Tech Inc | Data comparator using positive/negative phase strobe signal as the dynamic reference voltage and the input buffer using the same |
TW569534B (en) | 2001-05-15 | 2004-01-01 | Via Tech Inc | Data transmission system using differential signals as edge alignment triggering signals and input/output buffers thereof |
WO2002095955A1 (en) | 2001-05-22 | 2002-11-28 | Koninklijke Philips Electronics N.V. | Method of decoding a variable-length codeword sequence |
US6452420B1 (en) * | 2001-05-24 | 2002-09-17 | National Semiconductor Corporation | Multi-dimensional differential signaling (MDDS) |
DE10134472B4 (de) | 2001-07-16 | 2005-12-15 | Infineon Technologies Ag | Sende- und Empfangsschnittstelle und Verfahren zur Datenübertragung |
JP3939122B2 (ja) | 2001-07-19 | 2007-07-04 | 富士通株式会社 | レシーバ回路 |
US6907552B2 (en) | 2001-08-29 | 2005-06-14 | Tricn Inc. | Relative dynamic skew compensation of parallel data lines |
US6664355B2 (en) | 2001-08-31 | 2003-12-16 | Hanyang Hak Won Co., Ltd. | Process for synthesizing conductive polymers by gas-phase polymerization and product thereof |
US6621427B2 (en) | 2001-10-11 | 2003-09-16 | Sun Microsystems, Inc. | Method and apparatus for implementing a doubly balanced code |
US6999516B1 (en) | 2001-10-24 | 2006-02-14 | Rambus Inc. | Technique for emulating differential signaling |
US6624699B2 (en) | 2001-10-25 | 2003-09-23 | Broadcom Corporation | Current-controlled CMOS wideband data amplifier circuits |
US7142612B2 (en) | 2001-11-16 | 2006-11-28 | Rambus, Inc. | Method and apparatus for multi-level signaling |
US7706524B2 (en) | 2001-11-16 | 2010-04-27 | Rambus Inc. | Signal line routing to reduce crosstalk effects |
WO2005081438A1 (en) | 2001-11-19 | 2005-09-01 | Tensorcomm, Incorporated | Interference cancellation in a signal |
JP2003163612A (ja) | 2001-11-26 | 2003-06-06 | Advanced Telecommunication Research Institute International | ディジタル信号の符号化方法及び復号化方法 |
US7609778B2 (en) * | 2001-12-20 | 2009-10-27 | Richard S. Norman | Methods, apparatus, and systems for reducing interference on nearby conductors |
US6624688B2 (en) | 2002-01-07 | 2003-09-23 | Intel Corporation | Filtering variable offset amplifer |
US7400276B1 (en) | 2002-01-28 | 2008-07-15 | Massachusetts Institute Of Technology | Method and apparatus for reducing delay in a bus provided from parallel, capacitively coupled transmission lines |
US6993311B2 (en) | 2002-02-20 | 2006-01-31 | Freescale Semiconductor, Inc. | Radio receiver having an adaptive equalizer and method therefor |
JP3737058B2 (ja) | 2002-03-12 | 2006-01-18 | 沖電気工業株式会社 | アナログ加減算回路、主増幅器、レベル識別回路、光受信回路、光送信回路、自動利得制御増幅回路、自動周波数特性補償増幅回路、及び発光制御回路 |
US7231558B2 (en) | 2002-03-18 | 2007-06-12 | Finisar Corporation | System and method for network error rate testing |
US7336139B2 (en) * | 2002-03-18 | 2008-02-26 | Applied Micro Circuits Corporation | Flexible interconnect cable with grounded coplanar waveguide |
US7145411B1 (en) * | 2002-03-18 | 2006-12-05 | Applied Micro Circuits Corporation | Flexible differential interconnect cable with isolated high frequency electrical transmission line |
SE521575C2 (sv) | 2002-03-25 | 2003-11-11 | Ericsson Telefon Ab L M | Kalibrering av A/D omvandlare |
US7197084B2 (en) | 2002-03-27 | 2007-03-27 | Qualcomm Incorporated | Precoding for a multipath channel in a MIMO system |
US7269130B2 (en) | 2002-03-29 | 2007-09-11 | Bay Microsystems, Inc. | Redundant add/drop multiplexor |
FR2839339B1 (fr) | 2002-05-03 | 2004-06-04 | Inst Francais Du Petrole | Methode de dimensionnement d'un element de colonne montante avec conduites auxiliaires integrees |
US6573853B1 (en) | 2002-05-24 | 2003-06-03 | Broadcom Corporation | High speed analog to digital converter |
US7142865B2 (en) | 2002-05-31 | 2006-11-28 | Telefonaktie Bolaget Lm Ericsson (Publ) | Transmit power control based on virtual decoding |
US7180949B2 (en) | 2002-06-04 | 2007-02-20 | Lucent Technologies Inc. | High-speed chip-to-chip communication interface |
JP3961886B2 (ja) | 2002-06-06 | 2007-08-22 | パイオニア株式会社 | 情報記録装置 |
US6973613B2 (en) | 2002-06-28 | 2005-12-06 | Sun Microsystems, Inc. | Error detection/correction code which detects and corrects component failure and which provides single bit error correction subsequent to component failure |
US6976194B2 (en) | 2002-06-28 | 2005-12-13 | Sun Microsystems, Inc. | Memory/Transmission medium failure handling controller and method |
WO2004006443A1 (en) | 2002-07-03 | 2004-01-15 | Hughes Electronics Corporation | Bit-interleaved coded modulation using low density parity check (ldpc) codes |
US7292629B2 (en) | 2002-07-12 | 2007-11-06 | Rambus Inc. | Selectable-tap equalizer |
US6996379B2 (en) | 2002-07-23 | 2006-02-07 | Broadcom Corp. | Linear high powered integrated circuit transmitter |
US20040027185A1 (en) | 2002-08-09 | 2004-02-12 | Alan Fiedler | High-speed differential sampling flip-flop |
US7869497B2 (en) | 2002-08-30 | 2011-01-11 | Nxp B.V. | Frequency-domain decision feedback equalizing device and method |
US8064508B1 (en) | 2002-09-19 | 2011-11-22 | Silicon Image, Inc. | Equalizer with controllably weighted parallel high pass and low pass filters and receiver including such an equalizer |
US7787572B2 (en) | 2005-04-07 | 2010-08-31 | Rambus Inc. | Advanced signal processors for interference cancellation in baseband receivers |
US7127003B2 (en) * | 2002-09-23 | 2006-10-24 | Rambus Inc. | Method and apparatus for communicating information using different signaling types |
JP3990966B2 (ja) | 2002-10-08 | 2007-10-17 | 松下電器産業株式会社 | 差動増幅器 |
US7586972B2 (en) | 2002-11-18 | 2009-09-08 | The Aerospace Corporation | Code division multiple access enhanced capacity system |
US7176823B2 (en) | 2002-11-19 | 2007-02-13 | Stmicroelectronics, Inc. | Gigabit ethernet line driver and hybrid architecture |
US7236535B2 (en) | 2002-11-19 | 2007-06-26 | Qualcomm Incorporated | Reduced complexity channel estimation for wireless communication systems |
FR2849728B1 (fr) | 2003-01-06 | 2005-04-29 | Excem | Procede et dispositif pour la transmission avec une faible diaphonie |
US7362697B2 (en) | 2003-01-09 | 2008-04-22 | International Business Machines Corporation | Self-healing chip-to-chip interface |
US7339990B2 (en) | 2003-02-07 | 2008-03-04 | Fujitsu Limited | Processing a received signal at a detection circuit |
US7620116B2 (en) | 2003-02-28 | 2009-11-17 | Rambus Inc. | Technique for determining an optimal transition-limiting code for use in a multi-level signaling system |
US7348989B2 (en) | 2003-03-07 | 2008-03-25 | Arch Vision, Inc. | Preparing digital images for display utilizing view-dependent texturing |
US7023817B2 (en) | 2003-03-11 | 2006-04-04 | Motorola, Inc. | Method and apparatus for source device synchronization in a communication system |
JP4077454B2 (ja) | 2003-03-31 | 2008-04-16 | 富士通株式会社 | 位相比較回路及びクロックリカバリ回路 |
US7688929B2 (en) * | 2003-04-01 | 2010-03-30 | Kingston Technology Corp. | All-digital phase modulator/demodulator using multi-phase clocks and digital PLL |
US7397848B2 (en) * | 2003-04-09 | 2008-07-08 | Rambus Inc. | Partial response receiver |
US7080288B2 (en) | 2003-04-28 | 2006-07-18 | International Business Machines Corporation | Method and apparatus for interface failure survivability using error correction |
US7085153B2 (en) | 2003-05-13 | 2006-08-01 | Innovative Silicon S.A. | Semiconductor memory cell, array, architecture and device, and method of operating same |
US6734811B1 (en) | 2003-05-21 | 2004-05-11 | Apple Computer, Inc. | Single-ended balance-coded interface with embedded-timing |
JP4492920B2 (ja) * | 2003-05-27 | 2010-06-30 | ルネサスエレクトロニクス株式会社 | 差動信号伝送システム |
US6876317B2 (en) | 2003-05-30 | 2005-04-05 | Texas Instruments Incorporated | Method of context based adaptive binary arithmetic decoding with two part symbol decoding |
US7388904B2 (en) | 2003-06-03 | 2008-06-17 | Vativ Technologies, Inc. | Near-end, far-end and echo cancellers in a multi-channel transceiver system |
US7188199B2 (en) * | 2003-06-03 | 2007-03-06 | Silicon Labs Cp, Inc. | DMA controller that restricts ADC from memory without interrupting generation of digital words when CPU accesses memory |
US7082557B2 (en) | 2003-06-09 | 2006-07-25 | Lsi Logic Corporation | High speed serial interface test |
CA2527685A1 (en) | 2003-06-30 | 2005-01-06 | International Business Machines Corporation | Vector equalizer and vector sequence estimator for block-coded modulation schemes |
US7389333B2 (en) | 2003-07-02 | 2008-06-17 | Fujitsu Limited | Provisioning a network element using custom defaults |
US7358869B1 (en) * | 2003-08-20 | 2008-04-15 | University Of Pittsburgh | Power efficient, high bandwidth communication using multi-signal-differential channels |
US7428273B2 (en) | 2003-09-18 | 2008-09-23 | Promptu Systems Corporation | Method and apparatus for efficient preamble detection in digital data receivers |
KR100976489B1 (ko) | 2003-10-01 | 2010-08-18 | 엘지전자 주식회사 | 이동통신의 다중입력 다중출력 시스템에 적용되는데이터의 변조 및 코딩 방식 제어 방법 |
ATE474308T1 (de) * | 2003-10-22 | 2010-07-15 | Nxp Bv | Verfahren und einrichtung zum senden von daten über mehrere übertragungsleitungen |
US7289568B2 (en) | 2003-11-19 | 2007-10-30 | Intel Corporation | Spectrum management apparatus, method, and system |
US7639596B2 (en) | 2003-12-07 | 2009-12-29 | Adaptive Spectrum And Signal Alignment, Inc. | High speed multiple loop DSL system |
JP4366506B2 (ja) | 2003-12-18 | 2009-11-18 | 独立行政法人情報通信研究機構 | 送信装置、受信装置、送信方法、受信方法、ならびに、プログラム |
US7370264B2 (en) | 2003-12-19 | 2008-05-06 | Stmicroelectronics, Inc. | H-matrix for error correcting circuitry |
US7012463B2 (en) | 2003-12-23 | 2006-03-14 | Analog Devices, Inc. | Switched capacitor circuit with reduced common-mode variations |
US8180931B2 (en) | 2004-01-20 | 2012-05-15 | Super Talent Electronics, Inc. | USB-attached-SCSI flash-memory system with additional command, status, and control pipes to a smart-storage switch |
WO2005078732A1 (en) | 2004-02-05 | 2005-08-25 | Iota Technology, Inc. | Electronic memory with tri-level cell pair |
US7049865B2 (en) | 2004-03-05 | 2006-05-23 | Intel Corporation | Power-on detect circuit for use with multiple voltage domains |
US7308048B2 (en) | 2004-03-09 | 2007-12-11 | Rambus Inc. | System and method for selecting optimal data transition types for clock and data recovery |
US20050213686A1 (en) | 2004-03-26 | 2005-09-29 | Texas Instruments Incorporated | Reduced complexity transmit spatial waterpouring technique for multiple-input, multiple-output communication systems |
GB0407663D0 (en) | 2004-04-03 | 2004-05-05 | Ibm | Variable gain amplifier |
ES2545905T3 (es) | 2004-04-16 | 2015-09-16 | Thine Electronics, Inc. | Circuito de transmisión, circuito de recepción, método y sistema de transmisión de datos |
US7602246B2 (en) | 2004-06-02 | 2009-10-13 | Qualcomm, Incorporated | General-purpose wideband amplifier |
US7581157B2 (en) | 2004-06-24 | 2009-08-25 | Lg Electronics Inc. | Method and apparatus of encoding and decoding data using low density parity check code in a wireless communication system |
US7587012B2 (en) | 2004-07-08 | 2009-09-08 | Rambus, Inc. | Dual loop clock recovery circuit |
KR100629675B1 (ko) * | 2004-07-16 | 2006-09-28 | 학교법인 포항공과대학교 | 4개 신호선을 이용한 3개 데이터의 전류모드 차동 전송방법 및 시스템 |
US7599390B2 (en) | 2004-07-21 | 2009-10-06 | Rambus Inc. | Approximate bit-loading for data transmission over frequency-selective channels |
US7366942B2 (en) | 2004-08-12 | 2008-04-29 | Micron Technology, Inc. | Method and apparatus for high-speed input sampling |
US7460612B2 (en) | 2004-08-12 | 2008-12-02 | Texas Instruments Incorporated | Method and apparatus for a fully digital quadrature modulator |
US7697915B2 (en) | 2004-09-10 | 2010-04-13 | Qualcomm Incorporated | Gain boosting RF gain stage with cross-coupled capacitors |
WO2006034313A1 (en) | 2004-09-20 | 2006-03-30 | The Trustees Of Columbia University In The City Ofnew York | Low voltage operational transconductance amplifier circuits |
US7869546B2 (en) | 2004-09-30 | 2011-01-11 | Telefonaktiebolaget Lm Ericsson (Publ) | Multicode transmission using Walsh Hadamard transform |
US7746764B2 (en) | 2004-10-22 | 2010-06-29 | Parkervision, Inc. | Orthogonal signal generation using vector spreading and combining |
US7327803B2 (en) | 2004-10-22 | 2008-02-05 | Parkervision, Inc. | Systems and methods for vector power amplification |
US7346819B2 (en) | 2004-10-29 | 2008-03-18 | Rambus Inc. | Through-core self-test with multiple loopbacks |
TWI269524B (en) | 2004-11-08 | 2006-12-21 | Richwave Technology Corp | Low noise and high gain low noise amplifier |
TWI239715B (en) | 2004-11-16 | 2005-09-11 | Ind Tech Res Inst | Programmable gain current amplifier |
ITVA20040054A1 (it) | 2004-11-23 | 2005-02-23 | St Microelectronics Srl | Metodo per stimare coefficienti di attenuazione di canali, metodo di ricezione di simboli e relativi ricevitore e trasmettitore a singola antenna o multi-antenna |
US7496162B2 (en) | 2004-11-30 | 2009-02-24 | Stmicroelectronics, Inc. | Communication system with statistical control of gain |
US20060121801A1 (en) * | 2004-12-02 | 2006-06-08 | Neven Pischl | High speed wired media connector with symmetric PCB interface |
US20060126751A1 (en) | 2004-12-10 | 2006-06-15 | Anthony Bessios | Technique for disparity bounding coding in a multi-level signaling system |
US7349484B2 (en) | 2004-12-22 | 2008-03-25 | Rambus Inc. | Adjustable dual-band link |
US7457393B2 (en) | 2004-12-29 | 2008-11-25 | Intel Corporation | Clock recovery apparatus, method, and system |
US7882413B2 (en) | 2005-01-20 | 2011-02-01 | New Jersey Institute Of Technology | Method and/or system for space-time encoding and/or decoding |
US7199728B2 (en) | 2005-01-21 | 2007-04-03 | Rambus, Inc. | Communication system with low power, DC-balanced serial link |
EP1867125B1 (en) | 2005-03-08 | 2012-11-07 | QUALCOMM Incorporated | Transmission methods and apparatus combining pulse position modulation and hierarchical modulation |
US7209069B2 (en) | 2005-04-13 | 2007-04-24 | Sigmatel, Inc. | Successive approximation analog-to-digital converter with current steered digital-to-analog converter |
US7735037B2 (en) | 2005-04-15 | 2010-06-08 | Rambus, Inc. | Generating interface adjustment signals in a device-to-device interconnection system |
US7335976B2 (en) | 2005-05-25 | 2008-02-26 | International Business Machines Corporation | Crosstalk reduction in electrical interconnects using differential signaling |
US7656321B2 (en) * | 2005-06-02 | 2010-02-02 | Rambus Inc. | Signaling system |
TWI311865B (en) | 2005-07-01 | 2009-07-01 | Via Tech Inc | Clock and data recovery circuit and method thereof |
US7639746B2 (en) | 2005-07-01 | 2009-12-29 | Apple Inc. | Hybrid voltage/current-mode transmission line driver |
US20080192621A1 (en) | 2005-07-27 | 2008-08-14 | Naoki Suehiro | Data Communication System and Data Transmitting Apparatus |
US7808883B2 (en) | 2005-08-08 | 2010-10-05 | Nokia Corporation | Multicarrier modulation with enhanced frequency coding |
KR100790968B1 (ko) * | 2005-08-10 | 2008-01-02 | 삼성전자주식회사 | 차동신호 전송을 위한 입, 출력 드라이버회로 및 이를구비한 차동신호 전송 장치 및 전송방법 |
TW200710801A (en) | 2005-09-02 | 2007-03-16 | Richtek Techohnology Corp | Driving circuit and method of electroluminescence display |
US7650525B1 (en) | 2005-10-04 | 2010-01-19 | Force 10 Networks, Inc. | SPI-4.2 dynamic implementation without additional phase locked loops |
US7870444B2 (en) * | 2005-10-13 | 2011-01-11 | Avago Technologies Fiber Ip (Singapore) Pte. Ltd. | System and method for measuring and correcting data lane skews |
US7970092B2 (en) | 2005-11-22 | 2011-06-28 | Panasonic Corporation | Phase comparator and regulation circuit |
US7570704B2 (en) | 2005-11-30 | 2009-08-04 | Intel Corporation | Transmitter architecture for high-speed communications |
US20070201597A1 (en) | 2006-01-03 | 2007-08-30 | Hongkai He | Sub-sampled digital programmable delay locked loop with triangular waveform preshaper |
JP4705858B2 (ja) | 2006-02-10 | 2011-06-22 | Okiセミコンダクタ株式会社 | アナログ・ディジタル変換回路 |
US7987415B2 (en) | 2006-02-15 | 2011-07-26 | Samsung Electronics Co., Ltd. | Method and system for application of unequal error protection to uncompressed video for transmission over wireless channels |
US7694204B2 (en) | 2006-03-09 | 2010-04-06 | Silicon Image, Inc. | Error detection in physical interfaces for point-to-point communications between integrated circuits |
US7356213B1 (en) | 2006-03-28 | 2008-04-08 | Sun Microsystems, Inc. | Transparent switch using optical and electrical proximity communication |
US8129969B1 (en) | 2006-04-07 | 2012-03-06 | Marvell International Ltd. | Hysteretic inductive switching regulator with power supply compensation |
US20070263711A1 (en) | 2006-04-26 | 2007-11-15 | Theodor Kramer Gerhard G | Operating DSL subscriber lines |
US7539532B2 (en) | 2006-05-12 | 2009-05-26 | Bao Tran | Cuffless blood pressure monitoring appliance |
US8091006B2 (en) | 2006-06-02 | 2012-01-03 | Nec Laboratories America, Inc. | Spherical lattice codes for lattice and lattice-reduction-aided decoders |
KR100806117B1 (ko) | 2006-06-23 | 2008-02-21 | 삼성전자주식회사 | 전압제어 발진기, 이를 구비한 위상동기루프 회로, 및위상동기루프 회로의 제어방법 |
US7688102B2 (en) | 2006-06-29 | 2010-03-30 | Samsung Electronics Co., Ltd. | Majority voter circuits and semiconductor devices including the same |
US7925030B2 (en) | 2006-07-08 | 2011-04-12 | Telefonaktiebolaget Lm Ericsson (Publ) | Crosstalk cancellation using load impedence measurements |
US7439761B2 (en) | 2006-07-12 | 2008-10-21 | Infineon Technologies Ag | Apparatus and method for controlling a driver strength |
BRPI0714127A2 (pt) | 2006-07-13 | 2012-12-25 | Qualcomm Inc | codificaÇço de vÍdeo com escalabilidade de granularidade fina utilizando fragmentos alinhados por ciclo. |
US7933770B2 (en) | 2006-07-14 | 2011-04-26 | Siemens Audiologische Technik Gmbh | Method and device for coding audio data based on vector quantisation |
KR100744141B1 (ko) * | 2006-07-21 | 2007-08-01 | 삼성전자주식회사 | 싱글 엔디드 신호 라인의 가상 차동 상호 연결 회로 및가상 차동 신호 방식 |
US8295250B2 (en) | 2006-07-24 | 2012-10-23 | Qualcomm Incorporated | Code interleaving for a structured code |
US7336112B1 (en) | 2006-08-21 | 2008-02-26 | Huaya Microelectronics, Ltd. | False lock protection in a delay-locked loop (DLL) |
US20080104374A1 (en) | 2006-10-31 | 2008-05-01 | Motorola, Inc. | Hardware sorter |
US7873980B2 (en) | 2006-11-02 | 2011-01-18 | Redmere Technology Ltd. | High-speed cable with embedded signal format conversion and power control |
US7698088B2 (en) | 2006-11-15 | 2010-04-13 | Silicon Image, Inc. | Interface test circuitry and methods |
US20080159448A1 (en) | 2006-12-29 | 2008-07-03 | Texas Instruments, Incorporated | System and method for crosstalk cancellation |
US7462956B2 (en) | 2007-01-11 | 2008-12-09 | Northrop Grumman Space & Mission Systems Corp. | High efficiency NLTL comb generator using time domain waveform synthesis technique |
US8064535B2 (en) | 2007-03-02 | 2011-11-22 | Qualcomm Incorporated | Three phase and polarity encoded serial interface |
US9231790B2 (en) * | 2007-03-02 | 2016-01-05 | Qualcomm Incorporated | N-phase phase and polarity encoded serial interface |
JP4864769B2 (ja) | 2007-03-05 | 2012-02-01 | 株式会社東芝 | Pll回路 |
CN101286775A (zh) | 2007-04-12 | 2008-10-15 | 北京三星通信技术研究有限公司 | 采用增强信号检测的多天线空间复用系统 |
WO2008130878A2 (en) | 2007-04-19 | 2008-10-30 | Rambus Inc. | Techniques for improved timing control of memory devices |
KR100871711B1 (ko) | 2007-05-03 | 2008-12-08 | 삼성전자주식회사 | 싱글-엔디드 시그널링과 차동 시그널링을 지원하는 다중위상 송/수신 회로 및 차동 시그널링에서 싱글-엔디드시그널링 전환을 위한 클럭킹 방법 |
US7957472B2 (en) * | 2007-05-07 | 2011-06-07 | Oracle America, Inc. | Enhanced signaling sensitivity using multiple references |
EP2156555A4 (en) * | 2007-06-05 | 2013-07-24 | Rambus Inc | TECHNIQUES FOR MULTIPLE CODING WITH AN EMBEDDED CLOCK |
WO2008154416A2 (en) | 2007-06-07 | 2008-12-18 | Microchips, Inc. | Electrochemical biosensors and arrays |
CN101072048B (zh) | 2007-06-13 | 2013-12-04 | 华为技术有限公司 | 信息参数的调整方法及装置 |
US8045670B2 (en) | 2007-06-22 | 2011-10-25 | Texas Instruments Incorporated | Interpolative all-digital phase locked loop |
US8102934B2 (en) | 2007-08-16 | 2012-01-24 | Samsung Electronics Co., Ltd. | Transmitting apparatus and method |
US20090059782A1 (en) | 2007-08-29 | 2009-03-05 | Rgb Systems, Inc. | Method and apparatus for extending the transmission capability of twisted pair communication systems |
CN101399798B (zh) | 2007-09-27 | 2011-07-06 | 北京信威通信技术股份有限公司 | 一种ofdma无线通信系统的稳健信号传输方法及装置 |
US8159375B2 (en) * | 2007-10-01 | 2012-04-17 | Rambus Inc. | Simplified receiver for use in multi-wire communication |
US9197470B2 (en) | 2007-10-05 | 2015-11-24 | Innurvation, Inc. | Data transmission via multi-path channels using orthogonal multi-frequency signals with differential phase shift keying modulation |
JP5465376B2 (ja) | 2007-10-18 | 2014-04-09 | ピーエスフォー ルクスコ エスエイアールエル | 半導体装置、およびドライバ制御方法 |
JP2011502401A (ja) | 2007-10-24 | 2011-01-20 | ラムバス・インコーポレーテッド | タイミングマージンが改良された符号化技法および復号化技法 |
US7899653B2 (en) | 2007-10-30 | 2011-03-01 | Micron Technology, Inc. | Matrix modeling of parallel data structures to facilitate data encoding and/or jittery signal generation |
US8279976B2 (en) * | 2007-10-30 | 2012-10-02 | Rambus Inc. | Signaling with superimposed differential-mode and common-mode signals |
JP2009118049A (ja) | 2007-11-05 | 2009-05-28 | Panasonic Corp | 離散時間型増幅回路及びアナログ・ディジタル変換器 |
US8245094B2 (en) | 2007-11-20 | 2012-08-14 | California Institute of Technology Texas A & M | Rank modulation for flash memories |
US8429492B2 (en) | 2007-11-30 | 2013-04-23 | Marvell World Trade Ltd. | Error correcting code predication system and method |
JP2009134573A (ja) | 2007-11-30 | 2009-06-18 | Nec Corp | マルチチップ半導体装置およびデータ転送方法 |
WO2009075936A1 (en) | 2007-12-07 | 2009-06-18 | Rambus Inc. | Encoding and decoding techniques for bandwidth-efficient communication |
EP2071785B1 (en) | 2007-12-14 | 2021-05-05 | Vodafone Holding GmbH | Blind channel estimation |
US8588254B2 (en) | 2007-12-17 | 2013-11-19 | Broadcom Corporation | Method and system for energy efficient signaling for 100mbps Ethernet using a subset technique |
KR100934007B1 (ko) | 2007-12-18 | 2009-12-28 | 한국전자통신연구원 | 다중입력 다중출력 수신기에서 다차원 검출 장치 및방법과, 이를 이용한 수신 장치 |
WO2009086142A1 (en) | 2007-12-19 | 2009-07-09 | Rambus Inc. | Asymmetric communication on shared links |
US8253454B2 (en) | 2007-12-21 | 2012-08-28 | Realtek Semiconductor Corp. | Phase lock loop with phase interpolation by reference clock and method for the same |
WO2009084121A1 (en) | 2007-12-28 | 2009-07-09 | Nec Corporation | Signal processing for multi-sectored wireless communications system and method thereof |
US8055095B2 (en) | 2008-01-23 | 2011-11-08 | Sparsense, Inc. | Parallel and adaptive signal processing |
CN101499048A (zh) | 2008-01-29 | 2009-08-05 | 国际商业机器公司 | 总线编/解码方法和总线编/解码器 |
FR2927205A1 (fr) | 2008-01-31 | 2009-08-07 | Commissariat Energie Atomique | Procede de codage spatio-temporel a faible papr pour systeme de communication multi-antenne de type uwb impulsionnel |
US7841909B2 (en) | 2008-02-12 | 2010-11-30 | Adc Gmbh | Multistage capacitive far end crosstalk compensation arrangement |
KR20090090928A (ko) | 2008-02-22 | 2009-08-26 | 삼성전자주식회사 | 저잡음 증폭기 |
CN101478286A (zh) | 2008-03-03 | 2009-07-08 | 锐迪科微电子(上海)有限公司 | 方波-正弦波信号转换方法及转换电路 |
US8462891B2 (en) * | 2008-03-06 | 2013-06-11 | Rambus Inc. | Error detection and offset cancellation during multi-wire communication |
KR100963410B1 (ko) | 2008-03-11 | 2010-06-14 | 한국전자통신연구원 | 릴레이 시스템에서 신호점 재배열 또는 중첩 변조를 기반으로 하는 협력 수신 다이버시티 장치 및 방법 |
US7859356B2 (en) * | 2008-03-21 | 2010-12-28 | Qualcomm Incorporated | Transmission line system having high common mode impedance |
US7990185B2 (en) | 2008-05-12 | 2011-08-02 | Menara Networks | Analog finite impulse response filter |
EP2294770B1 (en) | 2008-06-20 | 2013-08-07 | Rambus, Inc. | Frequency responsive bus coding |
CN101610115A (zh) | 2008-06-20 | 2009-12-23 | 华为技术有限公司 | 光信号的产生方法及装置 |
US8149955B2 (en) | 2008-06-30 | 2012-04-03 | Telefonaktiebolaget L M Ericsson (Publ) | Single ended multiband feedback linearized RF amplifier and mixer with DC-offset and IM2 suppression feedback loop |
FR2933556B1 (fr) | 2008-07-07 | 2010-08-20 | Excem | Circuit de reception pseudo-differentiel |
CN102016813A (zh) | 2008-07-27 | 2011-04-13 | 拉姆伯斯公司 | 用于平衡接收端电源负载的方法和系统 |
US8341492B2 (en) | 2008-07-28 | 2012-12-25 | Broadcom Corporation | Quasi-cyclic LDPC (low density parity check) code construction |
JP5266325B2 (ja) | 2008-08-18 | 2013-08-21 | 日本電信電話株式会社 | ベクトル合成型移相器、光トランシーバおよび制御回路 |
US20100046644A1 (en) | 2008-08-19 | 2010-02-25 | Motorola, Inc. | Superposition coding |
FR2936384A1 (fr) | 2008-09-22 | 2010-03-26 | St Microelectronics Grenoble | Dispositif d'echange de donnees entre composants d'un circuit integre |
US8442099B1 (en) | 2008-09-25 | 2013-05-14 | Aquantia Corporation | Crosstalk cancellation for a common-mode channel |
US8103287B2 (en) | 2008-09-30 | 2012-01-24 | Apple Inc. | Methods and apparatus for resolving wireless signal components |
US8601338B2 (en) | 2008-11-26 | 2013-12-03 | Broadcom Corporation | Modified error distance decoding of a plurality of signals |
KR101173942B1 (ko) | 2008-11-28 | 2012-08-14 | 한국전자통신연구원 | 데이터 송신 장치, 데이터 수신 장치, 데이터 전송 시스템 및 데이터 전송 방법 |
WO2010065789A2 (en) | 2008-12-03 | 2010-06-10 | Rambus Inc. | Resonance mitigation for high-speed signaling |
AU2008264232B2 (en) | 2008-12-30 | 2012-05-17 | Canon Kabushiki Kaisha | Multi-modal object signature |
US8472513B2 (en) | 2009-01-14 | 2013-06-25 | Lsi Corporation | TX back channel adaptation algorithm |
JP4748227B2 (ja) | 2009-02-10 | 2011-08-17 | ソニー株式会社 | データ変調装置とその方法 |
TWI430622B (zh) | 2009-02-23 | 2014-03-11 | Inst Information Industry | 訊號傳輸裝置、傳輸方法及其電腦程式產品 |
US8428177B2 (en) | 2009-02-25 | 2013-04-23 | Samsung Electronics Co., Ltd. | Method and apparatus for multiple input multiple output (MIMO) transmit beamforming |
US8274311B2 (en) * | 2009-02-27 | 2012-09-25 | Yonghua Liu | Data transmission system and method |
JP5316194B2 (ja) | 2009-04-20 | 2013-10-16 | ソニー株式会社 | Ad変換器 |
US8437440B1 (en) | 2009-05-28 | 2013-05-07 | Marvell International Ltd. | PHY frame formats in a system with more than four space-time streams |
JP5187277B2 (ja) | 2009-06-16 | 2013-04-24 | ソニー株式会社 | 情報処理装置、及びモード切り替え方法 |
JP2012532369A (ja) * | 2009-06-30 | 2012-12-13 | ラムバス・インコーポレーテッド | ノイズを補償するためにクロック信号を調節する技法 |
US8780687B2 (en) | 2009-07-20 | 2014-07-15 | Lantiq Deutschland Gmbh | Method and apparatus for vectored data communication |
WO2011011327A1 (en) | 2009-07-20 | 2011-01-27 | National Ict Australia Limited | Neuro-stimulation |
JP5272948B2 (ja) | 2009-07-28 | 2013-08-28 | ソニー株式会社 | 増幅回路、半導体集積回路、無線伝送システム、通信装置 |
TW201106663A (en) | 2009-08-05 | 2011-02-16 | Novatek Microelectronics Corp | Dual-port input equalizer |
KR101079603B1 (ko) * | 2009-08-11 | 2011-11-03 | 주식회사 티엘아이 | 3레벨 전압을 이용하는 차동 데이터 송수신 장치 및 차동 데이터 송수신 방법 |
WO2011051448A2 (en) | 2009-10-30 | 2011-05-05 | Bangor University | Synchronisation process in optical frequency division multiplexing transmission systems |
US8681894B2 (en) | 2009-11-03 | 2014-03-25 | Telefonaktiebolaget L M (Publ) | Digital affine transformation modulated power amplifier for wireless communications |
US8279745B2 (en) | 2009-11-23 | 2012-10-02 | Telefonaktiebolaget L M Ericsson (Publ) | Orthogonal vector DSL |
JP5347955B2 (ja) * | 2009-12-28 | 2013-11-20 | 日本電気株式会社 | 多相クロック間の相間スキュー検出回路、相間スキュー調整回路、および半導体集積回路 |
TWI562554B (en) | 2009-12-30 | 2016-12-11 | Sony Corp | Communications system and device using beamforming |
CN102014475B (zh) | 2010-01-08 | 2012-01-04 | 华为技术有限公司 | 资源映射、码分复用方法及装置 |
US8295336B2 (en) | 2010-03-16 | 2012-10-23 | Micrel Inc. | High bandwidth programmable transmission line pre-emphasis method and circuit |
WO2011119359A2 (en) | 2010-03-24 | 2011-09-29 | Rambus Inc. | Coded differential intersymbol interference reduction |
US9288089B2 (en) | 2010-04-30 | 2016-03-15 | Ecole Polytechnique Federale De Lausanne (Epfl) | Orthogonal differential vector signaling |
US8539318B2 (en) | 2010-06-04 | 2013-09-17 | École Polytechnique Fédérale De Lausanne (Epfl) | Power and pin efficient chip-to-chip communications with common-mode rejection and SSO resilience |
US8989317B1 (en) | 2010-05-20 | 2015-03-24 | Kandou Labs, S.A. | Crossbar switch decoder for vector signaling codes |
US9300503B1 (en) * | 2010-05-20 | 2016-03-29 | Kandou Labs, S.A. | Methods and systems for skew tolerance in and advanced detectors for vector signaling codes for chip-to-chip communication |
US9083576B1 (en) | 2010-05-20 | 2015-07-14 | Kandou Labs, S.A. | Methods and systems for error detection and correction using vector signal prediction |
US9071476B2 (en) * | 2010-05-20 | 2015-06-30 | Kandou Labs, S.A. | Methods and systems for high bandwidth chip-to-chip communications interface |
US9288082B1 (en) | 2010-05-20 | 2016-03-15 | Kandou Labs, S.A. | Circuits for efficient detection of vector signaling codes for chip-to-chip communication using sums of differences |
US9401828B2 (en) | 2010-05-20 | 2016-07-26 | Kandou Labs, S.A. | Methods and systems for low-power and pin-efficient communications with superposition signaling codes |
US9596109B2 (en) * | 2010-05-20 | 2017-03-14 | Kandou Labs, S.A. | Methods and systems for high bandwidth communications interface |
US9479369B1 (en) | 2010-05-20 | 2016-10-25 | Kandou Labs, S.A. | Vector signaling codes with high pin-efficiency for chip-to-chip communication and storage |
US9059816B1 (en) | 2010-05-20 | 2015-06-16 | Kandou Labs, S.A. | Control loop management and differential delay correction for vector signaling code communications links |
US8593305B1 (en) | 2011-07-05 | 2013-11-26 | Kandou Labs, S.A. | Efficient processing and detection of balanced codes |
US8880783B2 (en) | 2011-07-05 | 2014-11-04 | Kandou Labs SA | Differential vector storage for non-volatile memory |
US9077386B1 (en) | 2010-05-20 | 2015-07-07 | Kandou Labs, S.A. | Methods and systems for selection of unions of vector signaling codes for power and pin efficient chip-to-chip communication |
US8649445B2 (en) | 2011-02-17 | 2014-02-11 | École Polytechnique Fédérale De Lausanne (Epfl) | Methods and systems for noise resilient, pin-efficient and low power communications with sparse signaling codes |
US9124557B2 (en) * | 2010-05-20 | 2015-09-01 | Kandou Labs, S.A. | Methods and systems for chip-to-chip communication with reduced simultaneous switching noise |
US8755426B1 (en) | 2012-03-15 | 2014-06-17 | Kandou Labs, S.A. | Rank-order equalization |
US8718184B1 (en) | 2012-05-03 | 2014-05-06 | Kandou Labs S.A. | Finite state encoders and decoders for vector signaling codes |
US9178503B2 (en) | 2010-05-28 | 2015-11-03 | Xilinx, Inc. | Differential comparator circuit having a wide common mode input range |
US8578246B2 (en) | 2010-05-31 | 2013-11-05 | International Business Machines Corporation | Data encoding in solid-state storage devices |
US9667379B2 (en) | 2010-06-04 | 2017-05-30 | Ecole Polytechnique Federale De Lausanne (Epfl) | Error control coding for orthogonal differential vector signaling |
US8897134B2 (en) | 2010-06-25 | 2014-11-25 | Telefonaktiebolaget L M Ericsson (Publ) | Notifying a controller of a change to a packet forwarding configuration of a network element over a communication channel |
WO2012001616A2 (en) | 2010-06-27 | 2012-01-05 | Valens Semiconductor Ltd. | Methods and systems for time sensitive networks |
US8602643B2 (en) | 2010-07-06 | 2013-12-10 | David Phillip Gardiner | Method and apparatus for measurement of temperature and rate of change of temperature |
EP3133737B1 (en) | 2010-08-18 | 2019-05-01 | Analog Devices, Inc. | Charge sharing analog computation circuitry and applications |
US8773964B2 (en) | 2010-09-09 | 2014-07-08 | The Regents Of The University Of California | CDMA-based crosstalk cancellation for on-chip global high-speed links |
US8429495B2 (en) | 2010-10-19 | 2013-04-23 | Mosaid Technologies Incorporated | Error detection and correction codes for channels and memories with incomplete error characteristics |
US20120106539A1 (en) | 2010-10-27 | 2012-05-03 | International Business Machines Corporation | Coordinating Communications Interface Activities in Data Communicating Devices Using Redundant Lines |
JP5623883B2 (ja) | 2010-11-29 | 2014-11-12 | ルネサスエレクトロニクス株式会社 | 差動増幅器及びデータドライバ |
WO2012082854A2 (en) | 2010-12-17 | 2012-06-21 | Mattson Technology, Inc. | Inductively coupled plasma source for plasma processing |
US8750176B2 (en) | 2010-12-22 | 2014-06-10 | Apple Inc. | Methods and apparatus for the intelligent association of control symbols |
US8620166B2 (en) | 2011-01-07 | 2013-12-31 | Raytheon Bbn Technologies Corp. | Holevo capacity achieving joint detection receiver |
US8949693B2 (en) | 2011-03-04 | 2015-02-03 | Hewlett-Packard Development Company, L.P. | Antipodal-mapping-based encoders and decoders |
US9432298B1 (en) | 2011-12-09 | 2016-08-30 | P4tents1, LLC | System, method, and computer program product for improving memory systems |
CN107529708B (zh) | 2011-06-16 | 2019-05-07 | Ge视频压缩有限责任公司 | 解码器、编码器、解码和编码视频的方法及存储介质 |
EP2557687B1 (en) | 2011-08-11 | 2018-06-13 | Telefonaktiebolaget LM Ericsson (publ) | Low-noise amplifier, receiver, method and computer program |
WO2013028181A1 (en) | 2011-08-23 | 2013-02-28 | Intel Corporation | Digital delay-locked loop with drift sensor |
TW201310897A (zh) | 2011-08-29 | 2013-03-01 | Novatek Microelectronics Corp | 具動態轉導補償之多輸入差動放大器 |
WO2013036319A1 (en) | 2011-09-07 | 2013-03-14 | Commscope, Inc. Of North Carolina | Communications connectors having frequency dependent communications paths and related methods |
CN103036537B (zh) | 2011-10-09 | 2016-02-17 | 瑞昱半导体股份有限公司 | 相位内插器、多相位内插装置及内插时钟的产生方法 |
KR101947663B1 (ko) | 2011-11-02 | 2019-02-13 | 마벨 월드 트레이드 리미티드 | 차동 증폭기 |
US9444656B2 (en) | 2011-11-04 | 2016-09-13 | Altera Corporation | Flexible receiver architecture |
US8854945B2 (en) | 2011-11-09 | 2014-10-07 | Qualcomm Incorporated | Enhanced adaptive gain control in heterogeneous networks |
WO2013085811A1 (en) | 2011-12-06 | 2013-06-13 | Rambus Inc. | Receiver with enhanced isi mitigation |
JP5799786B2 (ja) | 2011-12-09 | 2015-10-28 | 富士電機株式会社 | オートゼロアンプ及び該アンプを使用した帰還増幅回路 |
US8898504B2 (en) | 2011-12-14 | 2014-11-25 | International Business Machines Corporation | Parallel data communications mechanism having reduced power continuously calibrated lines |
KR20140113673A (ko) | 2011-12-15 | 2014-09-24 | 마벨 월드 트레이드 리미티드 | 프로세스, 온도 및 부하 임피던스 변동에 대해 민감하지 않은 rf 전력 검출 회로 |
FR2985125A1 (fr) | 2011-12-21 | 2013-06-28 | France Telecom | Procede de transmission d'un signal numerique pour un systeme ms-marc semi-orthogonal, produit programme et dispositif relais correspondants |
US8520348B2 (en) | 2011-12-22 | 2013-08-27 | Lsi Corporation | High-swing differential driver using low-voltage transistors |
US8750406B2 (en) | 2012-01-31 | 2014-06-10 | Altera Corporation | Multi-level amplitude signaling receiver |
US8615062B2 (en) | 2012-02-07 | 2013-12-24 | Lsi Corporation | Adaptation using error signature analysis in a communication system |
US8964825B2 (en) | 2012-02-17 | 2015-02-24 | International Business Machines Corporation | Analog signal current integrators with tunable peaking function |
US9537644B2 (en) * | 2012-02-23 | 2017-01-03 | Lattice Semiconductor Corporation | Transmitting multiple differential signals over a reduced number of physical channels |
JP5597660B2 (ja) | 2012-03-05 | 2014-10-01 | 株式会社東芝 | Ad変換器 |
US8711919B2 (en) | 2012-03-29 | 2014-04-29 | Rajendra Kumar | Systems and methods for adaptive blind mode equalization |
US8604879B2 (en) | 2012-03-30 | 2013-12-10 | Integrated Device Technology Inc. | Matched feedback amplifier with improved linearity |
US8614634B2 (en) | 2012-04-09 | 2013-12-24 | Nvidia Corporation | 8b/9b encoding for reducing crosstalk on a high speed parallel bus |
US8717215B2 (en) | 2012-05-18 | 2014-05-06 | Tensorcom, Inc. | Method and apparatus for improving the performance of a DAC switch array |
US9183085B1 (en) | 2012-05-22 | 2015-11-10 | Pmc-Sierra, Inc. | Systems and methods for adaptively selecting from among a plurality of error correction coding schemes in a flash drive for robustness and low latency |
US9188433B2 (en) | 2012-05-24 | 2015-11-17 | Qualcomm Incorporated | Code in affine-invariant spatial mask |
US8996740B2 (en) * | 2012-06-29 | 2015-03-31 | Qualcomm Incorporated | N-phase polarity output pin mode multiplexer |
JP5792690B2 (ja) | 2012-07-26 | 2015-10-14 | 株式会社東芝 | 差動出力回路および半導体集積回路 |
US8951072B2 (en) | 2012-09-07 | 2015-02-10 | Commscope, Inc. Of North Carolina | Communication jacks having longitudinally staggered jackwire contacts |
US9093791B2 (en) | 2012-11-05 | 2015-07-28 | Commscope, Inc. Of North Carolina | Communications connectors having crosstalk stages that are implemented using a plurality of discrete, time-delayed capacitive and/or inductive components that may provide enhanced insertion loss and/or return loss performance |
US8873606B2 (en) | 2012-11-07 | 2014-10-28 | Broadcom Corporation | Transceiver including a high latency communication channel and a low latency communication channel |
US8975948B2 (en) | 2012-11-15 | 2015-03-10 | Texas Instruments Incorporated | Wide common mode range transmission gate |
US9036764B1 (en) | 2012-12-07 | 2015-05-19 | Rambus Inc. | Clock recovery circuit |
US9048824B2 (en) | 2012-12-12 | 2015-06-02 | Intel Corporation | Programmable equalization with compensated impedance |
KR102003926B1 (ko) | 2012-12-26 | 2019-10-01 | 에스케이하이닉스 주식회사 | 디엠퍼시스 버퍼 회로 |
WO2014124450A1 (en) | 2013-02-11 | 2014-08-14 | Kandou Labs, S.A. | Methods and systems for high bandwidth chip-to-chip communications interface |
US9069995B1 (en) | 2013-02-21 | 2015-06-30 | Kandou Labs, S.A. | Multiply accumulate operations in the analog domain |
WO2014164889A2 (en) | 2013-03-11 | 2014-10-09 | Spectra7 Microsystems Ltd | Reducing electromagnetic radiation emitted from high-speed interconnects |
US9355693B2 (en) | 2013-03-14 | 2016-05-31 | Intel Corporation | Memory receiver circuit for use with memory of different characteristics |
US9203351B2 (en) | 2013-03-15 | 2015-12-01 | Megachips Corporation | Offset cancellation with minimum noise impact and gain-bandwidth degradation |
JP6032081B2 (ja) | 2013-03-22 | 2016-11-24 | 富士通株式会社 | 受信回路、及び半導体集積回路 |
JP6079388B2 (ja) | 2013-04-03 | 2017-02-15 | 富士通株式会社 | 受信回路及びその制御方法 |
CN105379170B (zh) * | 2013-04-16 | 2019-06-21 | 康杜实验室公司 | 高带宽通信接口方法和系统 |
WO2014210074A1 (en) * | 2013-06-25 | 2014-12-31 | Kandou Labs SA | Vector signaling with reduced receiver complexity |
US9152495B2 (en) | 2013-07-03 | 2015-10-06 | SanDisk Technologies, Inc. | Managing non-volatile media using multiple error correcting codes |
CN103516650B (zh) | 2013-09-10 | 2016-06-01 | 华中科技大学 | 一种mimo无线通信非相干酉空时调制的对跖解调方法及对跖解调器 |
US8976050B1 (en) | 2013-09-12 | 2015-03-10 | Fujitsu Semiconductor Limited | Circuitry and methods for use in mixed-signal circuitry |
JP6171843B2 (ja) | 2013-10-25 | 2017-08-02 | 富士通株式会社 | 受信回路 |
US9106465B2 (en) | 2013-11-22 | 2015-08-11 | Kandou Labs, S.A. | Multiwire linear equalizer for vector signaling code receiver |
US9100232B1 (en) * | 2014-02-02 | 2015-08-04 | Kandou Labs, S.A. | Method for code evaluation using ISI ratio |
US9363114B2 (en) * | 2014-02-28 | 2016-06-07 | Kandou Labs, S.A. | Clock-embedded vector signaling codes |
US9509437B2 (en) | 2014-05-13 | 2016-11-29 | Kandou Labs, S.A. | Vector signaling code with improved noise margin |
US9148087B1 (en) | 2014-05-16 | 2015-09-29 | Kandou Labs, S.A. | Symmetric is linear equalization circuit with increased gain |
US9852806B2 (en) * | 2014-06-20 | 2017-12-26 | Kandou Labs, S.A. | System for generating a test pattern to detect and isolate stuck faults for an interface using transition coding |
US9112550B1 (en) | 2014-06-25 | 2015-08-18 | Kandou Labs, SA | Multilevel driver for high speed chip-to-chip communications |
US9319218B2 (en) * | 2014-06-25 | 2016-04-19 | Qualcomm Incorporated | Multi-wire signaling with matched propagation delay among wire pairs |
US9521058B2 (en) * | 2014-06-25 | 2016-12-13 | Qualcomm Incorporated | Multi-wire signaling with matched propagation delay among wire pairs |
GB2527604A (en) | 2014-06-27 | 2015-12-30 | Ibm | Data encoding in solid-state storage devices |
EP3138253A4 (en) * | 2014-07-10 | 2018-01-10 | Kandou Labs S.A. | Vector signaling codes with increased signal to noise characteristics |
US9432082B2 (en) | 2014-07-17 | 2016-08-30 | Kandou Labs, S.A. | Bus reversable orthogonal differential vector signaling codes |
KR102243423B1 (ko) | 2014-07-21 | 2021-04-22 | 칸도우 랩스 에스에이 | 다분기 데이터 전송 |
EP3175592B1 (en) | 2014-08-01 | 2021-12-29 | Kandou Labs S.A. | Orthogonal differential vector signaling codes with embedded clock |
JP6361433B2 (ja) | 2014-10-02 | 2018-07-25 | 富士通株式会社 | 周波数検出回路及び受信回路 |
US9374250B1 (en) | 2014-12-17 | 2016-06-21 | Intel Corporation | Wireline receiver circuitry having collaborative timing recovery |
US10341145B2 (en) | 2015-03-03 | 2019-07-02 | Intel Corporation | Low power high speed receiver with reduced decision feedback equalizer samplers |
US10055372B2 (en) * | 2015-11-25 | 2018-08-21 | Kandou Labs, S.A. | Orthogonal differential vector signaling codes with embedded clock |
WO2017132292A1 (en) * | 2016-01-25 | 2017-08-03 | Kandou Labs, S.A. | Voltage sampler driver with enhanced high-frequency gain |
CN115085727A (zh) | 2016-04-22 | 2022-09-20 | 康杜实验室公司 | 高性能锁相环 |
US10153591B2 (en) | 2016-04-28 | 2018-12-11 | Kandou Labs, S.A. | Skew-resistant multi-wire channel |
US10333741B2 (en) * | 2016-04-28 | 2019-06-25 | Kandou Labs, S.A. | Vector signaling codes for densely-routed wire groups |
US9906358B1 (en) * | 2016-08-31 | 2018-02-27 | Kandou Labs, S.A. | Lock detector for phase lock loop |
-
2017
- 2017-04-27 US US15/499,866 patent/US10333741B2/en active Active
- 2017-04-27 EP EP17790486.9A patent/EP3449379B1/en active Active
- 2017-04-27 CN CN201780038530.7A patent/CN109313622B/zh active Active
- 2017-04-27 WO PCT/US2017/029979 patent/WO2017189931A1/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1681257A (zh) * | 2004-03-31 | 2005-10-12 | 微软公司 | 对等网络中的路由 |
US20140376668A1 (en) * | 2010-05-20 | 2014-12-25 | Kandou Labs SA | Vector Signaling with Reduced Receiver Complexity |
CN104022073A (zh) * | 2013-02-28 | 2014-09-03 | 法国原子能源和替代能源委员会 | 微电子器件的制造方法 |
CN105283880A (zh) * | 2013-06-13 | 2016-01-27 | 国际商业机器公司 | 在虚拟化多租户环境中供应安全客户域 |
Also Published As
Publication number | Publication date |
---|---|
WO2017189931A1 (en) | 2017-11-02 |
EP3449379A1 (en) | 2019-03-06 |
EP3449379B1 (en) | 2021-10-06 |
US10333741B2 (en) | 2019-06-25 |
CN109313622A (zh) | 2019-02-05 |
EP3449379A4 (en) | 2019-11-13 |
US20170317855A1 (en) | 2017-11-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109313622B (zh) | 用于密集路由线组的向量信令码 | |
US11716226B2 (en) | Multilevel driver for high speed chip-to-chip communications | |
US9596109B2 (en) | Methods and systems for high bandwidth communications interface | |
US20220329467A1 (en) | Methods and systems for high bandwidth communications interface | |
CN113225159B (zh) | 高速通信系统 | |
CN110266615B (zh) | 低isi比低功率芯片间通信方法和装置 | |
US9071476B2 (en) | Methods and systems for high bandwidth chip-to-chip communications interface | |
US9401828B2 (en) | Methods and systems for low-power and pin-efficient communications with superposition signaling codes | |
US9584154B2 (en) | System and method for digital signaling | |
Kim et al. | An 8b9b 77.44-Gb/s Noise-Immune Spatial-Delta Coded Transceiver for Short-Reach Memory Interfaces in 28-nm CMOS | |
Kim et al. | A 16-Gb/s/Wire 4-Wire Short-Haul Transceiver With Balanced Single-Ended Signaling (BASES) in 28-nm CMOS |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |