JP5316194B2 - Ad変換器 - Google Patents
Ad変換器 Download PDFInfo
- Publication number
- JP5316194B2 JP5316194B2 JP2009101548A JP2009101548A JP5316194B2 JP 5316194 B2 JP5316194 B2 JP 5316194B2 JP 2009101548 A JP2009101548 A JP 2009101548A JP 2009101548 A JP2009101548 A JP 2009101548A JP 5316194 B2 JP5316194 B2 JP 5316194B2
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- amplifier
- averaging
- resistance
- converter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000012935 Averaging Methods 0.000 claims abstract description 103
- 230000003321 amplification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/20—Increasing resolution using an n bit system to obtain n + m bits
- H03M1/202—Increasing resolution using an n bit system to obtain n + m bits by interpolation
- H03M1/203—Increasing resolution using an n bit system to obtain n + m bits by interpolation using an analogue interpolation circuit
- H03M1/204—Increasing resolution using an n bit system to obtain n + m bits by interpolation using an analogue interpolation circuit in which one or more virtual intermediate reference signals are generated between adjacent original reference signals, e.g. by connecting pre-amplifier outputs to multiple comparators
- H03M1/205—Increasing resolution using an n bit system to obtain n + m bits by interpolation using an analogue interpolation circuit in which one or more virtual intermediate reference signals are generated between adjacent original reference signals, e.g. by connecting pre-amplifier outputs to multiple comparators using resistor strings for redistribution of the original reference signals or signals derived therefrom
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/36—Analogue value compared with reference values simultaneously only, i.e. parallel type
- H03M1/361—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type
- H03M1/362—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type the reference values being generated by a resistive voltage divider
- H03M1/365—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type the reference values being generated by a resistive voltage divider the voltage divider being a single resistor string
Description
以下、本実施形態に係るAD変換器について図面を参照して具体的に説明する。
=R1(2In−In-1−In+1)+Rave×In
Vn+1=R1(In+1−In)+RT・In+1+R1×In+1
=R1(2In+1−In)+RT・In+1
R1(2In−In-1−In+1)+Rave×In=R1(2In+1−In)+RT×In
RT=Rave−R1>0
つまり、Rave>R1となり、平均化用抵抗素子Raveが出力抵抗R1より大きい場合に終端するという終端条件が求められる。
Vn+1=R1(In+1−In)+RT・In+1/2+R1×In+1/2
2Rave=R1+RT
となり、抵抗素子RTについて解くと
RT=2・Rave−R1
となる。
Vn+1=R1(In+1−In)+RT(In+1/k)+R1×(In+1/k)
となる。
ここで、In+1=In,Vn+1=Rave×In+1とすれば、
k・Rave=R1+RT
となり、抵抗素子RTの抵抗値について解くと
RT=k・Rave−R1
となる。
Rave:R1=K:1(K≦1)
が解れば、フルスケール外において1レンジ(電圧Vr)のオーバーレンジ範囲で、任意の個数の平均化補助回路により終端が可能となる
12 増幅器群
13 平均化回路
14 比較器群
15 エンコーダ
16 第1平均化補助部
16a 第1平均化補助回路
17 第2平均化補助部
17a 第2平均化補助回路
A 増幅器
Ba 第1増幅器
Bb 第2増幅器
Tr1,Tr2 NMOSトランジスタ
R0 分圧用抵抗
R1 出力抵抗
Rave 平均化用抵抗素子
RTa 第1抵抗素子
RTb 第2抵抗素子
VRB 低電位側基準電圧
VRT 高電位側基準電圧
VRDL 低電位側ダミー電圧
VRDU 高電位側ダミー電圧
Vin 入力信号の電圧
Claims (6)
- 第1電圧と第2電圧との間を分圧して複数の基準電圧を生成する基準電圧発生器と、
各前記基準電圧と入力信号の電圧との差電圧を増幅する複数の増幅器と、
前記増幅器の出力端子間を接続する複数の平均化用抵抗素子と、を備え、
さらに、前記第1電圧よりも高い第3電圧と前記入力信号の電圧との差電圧を増幅する第1増幅器と、前記複数の増幅器のうち前記第1電圧が基準電圧として入力された増幅器の出力端子と前記第1増幅器の出力端子とを接続する第1抵抗素子と、を有する第1平均化補助回路を複数設けたAD変換器。 - 前記第2電圧よりも低い第4電圧と前記入力信号の電圧との差電圧を増幅する第2増幅器と、前記複数の増幅器のうち前記第2電圧が基準電圧として入力された増幅器の出力端子と前記第2増幅器の出力端子とを接続する第2抵抗素子とを有する第2平均化補助回路を複数設けた請求項1に記載のAD変換器。
- 第1電圧と第2電圧との間を分圧して複数の基準電圧を生成する基準電圧発生器と、
各前記基準電圧と入力信号の電圧との差電圧を増幅する複数の増幅器と、
前記増幅器の出力端子間を接続する複数の平均化用抵抗素子と、を備え、
さらに、前記第2電圧よりも低い第4電圧と前記入力信号の電圧との差電圧を増幅する第2増幅器と、前記複数の増幅器のうち前記第2電圧が基準電圧として入力された増幅器の出力端子と前記第2増幅器の出力端子とを接続する第2抵抗素子と、を有する第2平均化補助回路を複数設けたAD変換器。 - 前記第1電圧よりも高い第3電圧と前記入力信号の電圧との差電圧を増幅する第1増幅器と、前記複数の増幅器のうち前記第1電圧が基準電圧として入力された増幅器の出力端子と前記第1増幅器の出力端子とを接続する第1抵抗素子と、を有する第1平均化補助回路を複数設けた請求項3に記載のAD変換器。
- 前記第1抵抗素子の抵抗値は、前記平均化用抵抗素子の抵抗値に前記第1平均化補助回路の数を乗じた値から前記第1増幅器の出力抵抗の抵抗値を減算した値とした請求項1,2及び4のいずれか1項に記載のAD変換器。
- 前記第2抵抗素子の抵抗値は、前記平均化用抵抗素子の抵抗値に前記第2平均化補助回路の数を乗じた値から前記第2増幅器の出力抵抗の抵抗値を減算した値とした請求項2〜4のいずれか1項に記載のAD変換器。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009101548A JP5316194B2 (ja) | 2009-04-20 | 2009-04-20 | Ad変換器 |
CN201010164491.5A CN101867373B (zh) | 2009-04-20 | 2010-04-13 | 模拟到数字转换器 |
US12/662,350 US8106806B2 (en) | 2009-04-20 | 2010-04-13 | AD converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009101548A JP5316194B2 (ja) | 2009-04-20 | 2009-04-20 | Ad変換器 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2010252206A JP2010252206A (ja) | 2010-11-04 |
JP5316194B2 true JP5316194B2 (ja) | 2013-10-16 |
Family
ID=42958956
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009101548A Expired - Fee Related JP5316194B2 (ja) | 2009-04-20 | 2009-04-20 | Ad変換器 |
Country Status (3)
Country | Link |
---|---|
US (1) | US8106806B2 (ja) |
JP (1) | JP5316194B2 (ja) |
CN (1) | CN101867373B (ja) |
Families Citing this family (66)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9288089B2 (en) | 2010-04-30 | 2016-03-15 | Ecole Polytechnique Federale De Lausanne (Epfl) | Orthogonal differential vector signaling |
US9985634B2 (en) | 2010-05-20 | 2018-05-29 | Kandou Labs, S.A. | Data-driven voltage regulator |
US9106238B1 (en) * | 2010-12-30 | 2015-08-11 | Kandou Labs, S.A. | Sorting decoder |
US9077386B1 (en) | 2010-05-20 | 2015-07-07 | Kandou Labs, S.A. | Methods and systems for selection of unions of vector signaling codes for power and pin efficient chip-to-chip communication |
US9251873B1 (en) | 2010-05-20 | 2016-02-02 | Kandou Labs, S.A. | Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communications |
US9596109B2 (en) | 2010-05-20 | 2017-03-14 | Kandou Labs, S.A. | Methods and systems for high bandwidth communications interface |
US9246713B2 (en) | 2010-05-20 | 2016-01-26 | Kandou Labs, S.A. | Vector signaling with reduced receiver complexity |
US9401828B2 (en) | 2010-05-20 | 2016-07-26 | Kandou Labs, S.A. | Methods and systems for low-power and pin-efficient communications with superposition signaling codes |
US9450744B2 (en) | 2010-05-20 | 2016-09-20 | Kandou Lab, S.A. | Control loop management and vector signaling code communications links |
US8593305B1 (en) | 2011-07-05 | 2013-11-26 | Kandou Labs, S.A. | Efficient processing and detection of balanced codes |
US9362962B2 (en) | 2010-05-20 | 2016-06-07 | Kandou Labs, S.A. | Methods and systems for energy-efficient communications interface |
US9564994B2 (en) | 2010-05-20 | 2017-02-07 | Kandou Labs, S.A. | Fault tolerant chip-to-chip communication with advanced voltage |
US9288082B1 (en) | 2010-05-20 | 2016-03-15 | Kandou Labs, S.A. | Circuits for efficient detection of vector signaling codes for chip-to-chip communication using sums of differences |
US9275720B2 (en) | 2010-12-30 | 2016-03-01 | Kandou Labs, S.A. | Differential vector storage for dynamic random access memory |
US9268683B1 (en) | 2012-05-14 | 2016-02-23 | Kandou Labs, S.A. | Storage method and apparatus for random access memory using codeword storage |
EP2926260B1 (en) | 2013-01-17 | 2019-04-03 | Kandou Labs S.A. | Methods and systems for chip-to-chip communication with reduced simultaneous switching noise |
CN105122758B (zh) | 2013-02-11 | 2018-07-10 | 康杜实验室公司 | 高带宽芯片间通信接口方法和系统 |
EP2979388B1 (en) | 2013-04-16 | 2020-02-12 | Kandou Labs, S.A. | Methods and systems for high bandwidth communications interface |
CN105393512B (zh) | 2013-06-25 | 2019-06-28 | 康杜实验室公司 | 具有低接收器复杂度的向量信令 |
US9106465B2 (en) | 2013-11-22 | 2015-08-11 | Kandou Labs, S.A. | Multiwire linear equalizer for vector signaling code receiver |
US9806761B1 (en) | 2014-01-31 | 2017-10-31 | Kandou Labs, S.A. | Methods and systems for reduction of nearest-neighbor crosstalk |
US9100232B1 (en) | 2014-02-02 | 2015-08-04 | Kandou Labs, S.A. | Method for code evaluation using ISI ratio |
US9369312B1 (en) | 2014-02-02 | 2016-06-14 | Kandou Labs, S.A. | Low EMI signaling for parallel conductor interfaces |
WO2015131203A1 (en) | 2014-02-28 | 2015-09-03 | Kandou Lab, S.A. | Clock-embedded vector signaling codes |
US9509437B2 (en) | 2014-05-13 | 2016-11-29 | Kandou Labs, S.A. | Vector signaling code with improved noise margin |
US9148087B1 (en) | 2014-05-16 | 2015-09-29 | Kandou Labs, S.A. | Symmetric is linear equalization circuit with increased gain |
US9852806B2 (en) | 2014-06-20 | 2017-12-26 | Kandou Labs, S.A. | System for generating a test pattern to detect and isolate stuck faults for an interface using transition coding |
US9112550B1 (en) | 2014-06-25 | 2015-08-18 | Kandou Labs, SA | Multilevel driver for high speed chip-to-chip communications |
WO2016007863A2 (en) | 2014-07-10 | 2016-01-14 | Kandou Labs, S.A. | Vector signaling codes with increased signal to noise characteristics |
US9432082B2 (en) | 2014-07-17 | 2016-08-30 | Kandou Labs, S.A. | Bus reversable orthogonal differential vector signaling codes |
US9444654B2 (en) | 2014-07-21 | 2016-09-13 | Kandou Labs, S.A. | Multidrop data transfer |
EP3175592B1 (en) | 2014-08-01 | 2021-12-29 | Kandou Labs S.A. | Orthogonal differential vector signaling codes with embedded clock |
US9674014B2 (en) | 2014-10-22 | 2017-06-06 | Kandou Labs, S.A. | Method and apparatus for high speed chip-to-chip communications |
KR102517583B1 (ko) | 2015-06-26 | 2023-04-03 | 칸도우 랩스 에스에이 | 고속 통신 시스템 |
US9557760B1 (en) | 2015-10-28 | 2017-01-31 | Kandou Labs, S.A. | Enhanced phase interpolation circuit |
US9577815B1 (en) | 2015-10-29 | 2017-02-21 | Kandou Labs, S.A. | Clock data alignment system for vector signaling code communications link |
US10055372B2 (en) | 2015-11-25 | 2018-08-21 | Kandou Labs, S.A. | Orthogonal differential vector signaling codes with embedded clock |
US10003315B2 (en) | 2016-01-25 | 2018-06-19 | Kandou Labs S.A. | Voltage sampler driver with enhanced high-frequency gain |
WO2017185070A1 (en) | 2016-04-22 | 2017-10-26 | Kandou Labs, S.A. | Calibration apparatus and method for sampler with adjustable high frequency gain |
CN115051705A (zh) | 2016-04-22 | 2022-09-13 | 康杜实验室公司 | 高性能锁相环 |
US10003454B2 (en) | 2016-04-22 | 2018-06-19 | Kandou Labs, S.A. | Sampler with low input kickback |
CN109417521B (zh) | 2016-04-28 | 2022-03-18 | 康杜实验室公司 | 低功率多电平驱动器 |
WO2017189931A1 (en) | 2016-04-28 | 2017-11-02 | Kandou Labs, S.A. | Vector signaling codes for densely-routed wire groups |
US10153591B2 (en) | 2016-04-28 | 2018-12-11 | Kandou Labs, S.A. | Skew-resistant multi-wire channel |
US9906358B1 (en) | 2016-08-31 | 2018-02-27 | Kandou Labs, S.A. | Lock detector for phase lock loop |
US10411922B2 (en) | 2016-09-16 | 2019-09-10 | Kandou Labs, S.A. | Data-driven phase detector element for phase locked loops |
US10200188B2 (en) | 2016-10-21 | 2019-02-05 | Kandou Labs, S.A. | Quadrature and duty cycle error correction in matrix phase lock loop |
US10200218B2 (en) | 2016-10-24 | 2019-02-05 | Kandou Labs, S.A. | Multi-stage sampler with increased gain |
US10372665B2 (en) | 2016-10-24 | 2019-08-06 | Kandou Labs, S.A. | Multiphase data receiver with distributed DFE |
US10116468B1 (en) | 2017-06-28 | 2018-10-30 | Kandou Labs, S.A. | Low power chip-to-chip bidirectional communications |
US10686583B2 (en) | 2017-07-04 | 2020-06-16 | Kandou Labs, S.A. | Method for measuring and correcting multi-wire skew |
US10203226B1 (en) | 2017-08-11 | 2019-02-12 | Kandou Labs, S.A. | Phase interpolation circuit |
US10326623B1 (en) | 2017-12-08 | 2019-06-18 | Kandou Labs, S.A. | Methods and systems for providing multi-stage distributed decision feedback equalization |
US10554380B2 (en) | 2018-01-26 | 2020-02-04 | Kandou Labs, S.A. | Dynamically weighted exclusive or gate having weighted output segments for phase detection and phase interpolation |
US10931249B2 (en) | 2018-06-12 | 2021-02-23 | Kandou Labs, S.A. | Amplifier with adjustable high-frequency gain using varactor diodes |
EP3808044A1 (en) | 2018-06-12 | 2021-04-21 | Kandou Labs, S.A. | Passive multi-input comparator for orthogonal codes on a multi-wire bus |
CN113169714A (zh) | 2018-09-10 | 2021-07-23 | 康杜实验室公司 | 用于控制切片器工作电流的带稳定高频峰化功能的可编程连续时间线性均衡器 |
US10680634B1 (en) | 2019-04-08 | 2020-06-09 | Kandou Labs, S.A. | Dynamic integration time adjustment of a clocked data sampler using a static analog calibration circuit |
US10608849B1 (en) | 2019-04-08 | 2020-03-31 | Kandou Labs, S.A. | Variable gain amplifier and sampler offset calibration without clock recovery |
US10574487B1 (en) | 2019-04-08 | 2020-02-25 | Kandou Labs, S.A. | Sampler offset calibration during operation |
US10721106B1 (en) | 2019-04-08 | 2020-07-21 | Kandou Labs, S.A. | Adaptive continuous time linear equalization and channel bandwidth control |
US10965303B2 (en) | 2019-08-23 | 2021-03-30 | Analog Devices International Unlimited Company | Data converter system with improved power supply accuracy and sequencing |
US11303484B1 (en) | 2021-04-02 | 2022-04-12 | Kandou Labs SA | Continuous time linear equalization and bandwidth adaptation using asynchronous sampling |
US11374800B1 (en) | 2021-04-14 | 2022-06-28 | Kandou Labs SA | Continuous time linear equalization and bandwidth adaptation using peak detector |
US11456708B1 (en) | 2021-04-30 | 2022-09-27 | Kandou Labs SA | Reference generation circuit for maintaining temperature-tracked linearity in amplifier with adjustable high-frequency gain |
US11664814B2 (en) | 2021-08-30 | 2023-05-30 | Analog Devices International Unlimited Company | Voltage interpolator |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5157397A (en) * | 1991-01-28 | 1992-10-20 | Trw Inc. | Quantizer and related method for improving linearity |
JP3450649B2 (ja) * | 1997-06-04 | 2003-09-29 | 株式会社東芝 | アナログ/デジタル変換装置 |
DE60216410T2 (de) | 2002-01-30 | 2007-09-20 | Koninklijke Philips Electronics N.V. | Mittelwertbildende Verstärkermatrix |
JP3753710B2 (ja) * | 2003-06-20 | 2006-03-08 | Necエレクトロニクス株式会社 | アナログ/デジタル変換装置 |
JP4281909B2 (ja) * | 2003-10-30 | 2009-06-17 | 株式会社ルネサステクノロジ | A/d変換回路とそれを用いたディスク再生システム |
CN100512016C (zh) * | 2004-02-10 | 2009-07-08 | 三洋电机株式会社 | 模数转换器 |
US7053690B2 (en) * | 2004-07-08 | 2006-05-30 | Oki Electric Industry Co., Ltd. | Voltage generating circuit with two resistor ladders |
CN101032079B (zh) * | 2005-06-10 | 2010-04-21 | 松下电器产业株式会社 | A/d变换器 |
US7439896B2 (en) * | 2005-09-08 | 2008-10-21 | Marvell World Trade Ltd. | Capacitive digital to analog and analog to digital converters |
JP4908314B2 (ja) * | 2007-05-29 | 2012-04-04 | ルネサスエレクトロニクス株式会社 | A/d変換器 |
JP4349445B2 (ja) * | 2007-07-10 | 2009-10-21 | ソニー株式会社 | フラッシュ型ad変換器 |
US7696916B2 (en) * | 2007-09-13 | 2010-04-13 | Sony Corporation | Parallel type analog-to-digital conversion circuit, sampling circuit and comparison amplification circuit |
CN101217282A (zh) * | 2008-01-11 | 2008-07-09 | 复旦大学 | 一种采用混合型二层折叠电路的模数转换器 |
-
2009
- 2009-04-20 JP JP2009101548A patent/JP5316194B2/ja not_active Expired - Fee Related
-
2010
- 2010-04-13 US US12/662,350 patent/US8106806B2/en not_active Expired - Fee Related
- 2010-04-13 CN CN201010164491.5A patent/CN101867373B/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN101867373B (zh) | 2013-06-12 |
JP2010252206A (ja) | 2010-11-04 |
US8106806B2 (en) | 2012-01-31 |
CN101867373A (zh) | 2010-10-20 |
US20100265115A1 (en) | 2010-10-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5316194B2 (ja) | Ad変換器 | |
US7405691B2 (en) | Analog-to-digital conversion circuit | |
US7675363B2 (en) | Differential amplifier circuit and A/D converter | |
KR100940475B1 (ko) | A/d 변환기 | |
US9041580B2 (en) | Solid-state imaging apparatus and semiconductor device | |
US6628224B1 (en) | Distributed averaging analog to digital converter topology | |
JP2009021667A (ja) | フラッシュ型ad変換器 | |
JP4372111B2 (ja) | アナログデジタル変換器 | |
US8203474B2 (en) | Pipeline A/D converter | |
TWI344764B (ja) | ||
JP3904495B2 (ja) | A/d変換器 | |
US6614379B2 (en) | Precise differential voltage interpolation analog-to-digital converter having double interpolation using nonlinear resistors | |
JP5965825B2 (ja) | コンパレータ及びその補正方法 | |
Mulder et al. | A 21mW 8b 125MS/s ADC occupying 0.09 mm/sup 2/in 0.13/spl mu/m CMOS | |
KR101122734B1 (ko) | 캐패시터의 직렬연결을 이용한 멀티플라잉 디지털 아날로그 변환기와 이를 포함하는 파이프라인 아날로그 디지털 변환기 | |
JP5926388B2 (ja) | サンプルホールド回路、a/d変換器およびサンプルホールド回路のキャリブレーション方法 | |
JP6150439B2 (ja) | アナログデジタル変換器 | |
JP4026710B2 (ja) | フラッシュ型a/d変換器 | |
JP3956545B2 (ja) | A/d変換器 | |
JP2014179895A (ja) | パイプライン型a/dコンバータ | |
US8207881B2 (en) | High speed low voltage flash | |
JP5743986B2 (ja) | 半導体集積回路およびイメージセンサ | |
JP2008228102A (ja) | D/a変換器及び撮像システム | |
JP2004173015A (ja) | A/dコンバータ | |
KR20050092577A (ko) | 옵셋을 평균화하여 비선형성 에러를 개선한 아날로그디지털 변환기 및 그 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20120124 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20130315 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130326 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130520 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20130611 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20130624 |
|
LAPS | Cancellation because of no payment of annual fees |